|
|
f2ac820e7e
|
Update .gitlab-ci.yml file
|
2021-07-02 08:19:22 +00:00 |
|
|
|
1184255fca
|
Update .gitlab-ci.yml file
|
2021-07-02 08:19:17 +00:00 |
|
|
|
b2875388b2
|
remove old sim file from xilinx toolchain
|
2021-07-02 02:08:48 -06:00 |
|
|
|
6f574abc9d
|
clean up
|
2021-07-02 02:07:22 -06:00 |
|
|
|
e32e451e60
|
update waveform view
|
2021-07-02 02:03:32 -06:00 |
|
|
|
5c59c97797
|
build software project in same makefile as hardware project
|
2021-07-02 02:03:32 -06:00 |
|
|
|
4580631939
|
clean up hdl directory
|
2021-07-02 02:03:32 -06:00 |
|
|
|
fc232b0d8b
|
remove unnecessary stuff
|
2021-07-02 02:03:32 -06:00 |
|
|
|
efd4cb6e48
|
build test code into build directory
|
2021-07-02 02:03:32 -06:00 |
|
|
|
180f05fb0a
|
shift to iverilog + gtkwave for simulation
|
2021-07-02 02:03:32 -06:00 |
|
|
|
82283f01f4
|
Add README.md
|
2021-05-04 04:47:58 +00:00 |
|
|
|
a6a8b68c3b
|
untracked files
|
2021-05-03 22:13:26 -06:00 |
|
|
|
96c9a06589
|
uncommitted changes
|
2021-05-03 22:13:11 -06:00 |
|
|
|
a2a85fd10b
|
add test for immediate offsets for lw instruction
|
2020-11-14 23:48:08 -07:00 |
|
|
|
d58661e289
|
add more extensive memory test
|
2020-11-14 23:36:23 -07:00 |
|
|
|
6d39c01740
|
fix testbench so both load and store work
|
2020-11-14 23:21:33 -07:00 |
|
|
|
f0166f1954
|
load (word only) appears to be working
|
2020-11-14 23:13:24 -07:00 |
|
|
|
4a25ca6def
|
fix issue of jumping to address 0
|
2020-11-14 23:04:24 -07:00 |
|
|
|
caf9a6f4f7
|
separate .text and .data for instruction and data memory
|
2020-11-10 00:19:42 -07:00 |
|
|
|
32d0a2dcaa
|
display more data to simplify verification
|
2020-11-09 23:38:22 -07:00 |
|
|
|
21883dbd84
|
passes quick test: bne, bge, bgeu
|
2020-11-09 20:22:18 -07:00 |
|
|
|
6e0d9c96a1
|
passes quick test: beq, blt, bltu
|
2020-11-09 20:01:25 -07:00 |
|
|
|
06d0e07c61
|
clean up some notes in test.S
|
2020-11-07 00:54:50 -07:00 |
|
|
|
f6c0fb7da1
|
remove lots of nop
|
2020-11-07 00:53:49 -07:00 |
|
|
|
82cbaba7e5
|
I think this properly stalls for all implemented instructions so I don't need nops
|
2020-11-07 00:47:20 -07:00 |
|
|
|
1290418aa3
|
properly flushes pipeline after jump
|
2020-11-06 23:18:37 -07:00 |
|
|
|
c25b9bcb0f
|
passes quick test: auipc
|
2020-10-16 18:59:25 -06:00 |
|
|
|
c98881c5d7
|
passes quick test: slt, slti, sltu, sltiu
|
2020-10-16 18:51:51 -06:00 |
|
|
|
48c8b035bd
|
add instruction decoder spreadsheet
|
2020-10-16 18:26:05 -06:00 |
|
|
|
52a28d4e47
|
passes quick test: sll, srl, sra
|
2020-10-16 18:25:10 -06:00 |
|
|
|
913ffb3af6
|
passes quick test: slli, srli, srai
|
2020-10-11 23:36:11 -06:00 |
|
|
|
46a0972803
|
passes quick test: xori
|
2020-10-11 23:09:08 -06:00 |
|
|
|
bbaf6f9141
|
passes quick test: ori
|
2020-10-11 23:06:29 -06:00 |
|
|
|
2c24c19a72
|
passes quick tests for: lui, addi, add, sub, and, or, xor, andi. jump works but does not link
|
2020-10-11 23:03:14 -06:00 |
|
|
|
3fbd96ca27
|
sub, and, or don't always work
|
2020-10-03 13:49:14 -06:00 |
|
|
|
18892acec9
|
remove *.elf *.hex from git
|
2020-09-27 18:40:29 -06:00 |
|
|
|
24171412bd
|
successfully using assembler to generate .hex rather than writing straight machine code
|
2020-09-27 18:38:35 -06:00 |
|
|
|
275f66bf24
|
fix typo in core_tb.v assembly
|
2020-09-27 18:07:12 -06:00 |
|
|
|
99cdda0dd7
|
uggh. now it doesn't track the submodule when I move it
|
2020-09-27 18:06:35 -06:00 |
|
|
|
6fc8195b27
|
move assembly project
|
2020-09-27 18:05:58 -06:00 |
|
|
|
cd811470bb
|
prevent git from getting mad about this submodule
|
2020-09-27 18:05:30 -06:00 |
|
|
|
2ad82e2b90
|
add test assembly file
|
2020-09-27 18:04:08 -06:00 |
|
|
|
63ed8ace80
|
initial commit. Non-working due to newly added MEM backpressure signal
|
2020-09-27 16:04:16 -06:00 |
|
