This website requires JavaScript.
Explore
Help
Sign In
brendanhaines
/
cpu
Watch
1
Star
0
Fork
0
You've already forked cpu
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
9
Commits
2
Branches
0
Tags
3fbd96ca275b6543e9c67c7d015ffe23d4d2a339
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Brendan Haines
3fbd96ca27
sub, and, or don't always work
2020-10-03 13:49:14 -06:00
hdl
sub, and, or don't always work
2020-10-03 13:49:14 -06:00
sim
successfully using assembler to generate .hex rather than writing straight machine code
2020-09-27 18:38:35 -06:00
test
sub, and, or don't always work
2020-10-03 13:49:14 -06:00
.gitignore
initial commit. Non-working due to newly added MEM backpressure signal
2020-09-27 16:04:16 -06:00
.gitmodules
uggh. now it doesn't track the submodule when I move it
2020-09-27 18:06:35 -06:00
Makefile
initial commit. Non-working due to newly added MEM backpressure signal
2020-09-27 16:04:16 -06:00
pins.ucf
initial commit. Non-working due to newly added MEM backpressure signal
2020-09-27 16:04:16 -06:00
project.cfg
initial commit. Non-working due to newly added MEM backpressure signal
2020-09-27 16:04:16 -06:00
Description
RISC-V CPU
525
KiB
Languages
Verilog
44.7%
SystemVerilog
36.6%
Assembly
15.1%
Makefile
3.5%
