brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-12-25 18:46:53 -07:00
Code Issues Packages Projects Releases Wiki Activity
RISC-V CPU
2 Commits 2 Branches 0 Tags 172 KiB
Verilog 44.4%
SystemVerilog 36.4%
Assembly 14.9%
Makefile 3.8%
Shell 0.4%
2ad82e2b90
Go to file
Brendan Haines 2ad82e2b90 add test assembly file
2020-09-27 18:04:08 -06:00
asm add test assembly file 2020-09-27 18:04:08 -06:00
hdl add test assembly file 2020-09-27 18:04:08 -06:00
sim initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
.gitignore initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
.gitmodules add test assembly file 2020-09-27 18:04:08 -06:00
Makefile initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
pins.ucf initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
project.cfg initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00