brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-09-19 12:25:57 -06:00
Code Issues Packages Projects Releases Wiki Activity
RISC-V CPU
16 Commits 2 Branches 0 Tags 172 KiB
Verilog 44.4%
SystemVerilog 36.4%
Assembly 14.9%
Makefile 3.8%
Shell 0.4%
c98881c5d7
Go to file
Brendan Haines c98881c5d7 passes quick test: slt, slti, sltu, sltiu
2020-10-16 18:51:51 -06:00
hdl passes quick test: slt, slti, sltu, sltiu 2020-10-16 18:51:51 -06:00
sim passes quick test: sll, srl, sra 2020-10-16 18:25:10 -06:00
test passes quick test: slt, slti, sltu, sltiu 2020-10-16 18:51:51 -06:00
.gitignore initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
.gitmodules uggh. now it doesn't track the submodule when I move it 2020-09-27 18:06:35 -06:00
Makefile initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
pins.ucf initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
project.cfg passes quick tests for: lui, addi, add, sub, and, or, xor, andi. jump works but does not link 2020-10-11 23:03:14 -06:00