brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2025-01-27 02:37:34 -07:00
Code Issues Packages Projects Releases Wiki Activity
RISC-V CPU
25 Commits 2 Branches 0 Tags 172 KiB
Verilog 44.4%
SystemVerilog 36.4%
Assembly 14.9%
Makefile 3.8%
Shell 0.4%
caf9a6f4f7
Go to file
Brendan Haines caf9a6f4f7 separate .text and .data for instruction and data memory
2020-11-10 00:19:42 -07:00
hdl separate .text and .data for instruction and data memory 2020-11-10 00:19:42 -07:00
sim passes quick test: beq, blt, bltu 2020-11-09 20:01:25 -07:00
test separate .text and .data for instruction and data memory 2020-11-10 00:19:42 -07:00
.gitignore initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
.gitmodules uggh. now it doesn't track the submodule when I move it 2020-09-27 18:06:35 -06:00
Makefile initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
pins.ucf initial commit. Non-working due to newly added MEM backpressure signal 2020-09-27 16:04:16 -06:00
project.cfg passes quick tests for: lui, addi, add, sub, and, or, xor, andi. jump works but does not link 2020-10-11 23:03:14 -06:00