brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-09-19 12:25:57 -06:00
Code Issues Packages Projects Releases Wiki Activity
RISC-V CPU
89 Commits 2 Branches 0 Tags 172 KiB
Verilog 44.4%
SystemVerilog 36.4%
Assembly 14.9%
Makefile 3.8%
Shell 0.4%
96295e0a7c
Go to file
Brendan Haines 96295e0a7c update README.md
2021-09-09 00:54:41 -06:00
documentation add a basic diagram 2021-07-03 21:18:03 -06:00
other_projects add start of JTAG TAP 2021-09-09 00:06:57 -06:00
src indentation 2021-09-09 00:45:36 -06:00
testbench restore CPPFLAGS 2021-09-09 00:32:24 -06:00
.gitignore switch to rv32i compiler 2021-09-08 23:17:34 -06:00
.gitlab-ci.yml hopefully fix pipeline 2021-08-11 00:24:05 -06:00
decoder.xlsx large restructure 2021-08-11 00:18:46 -06:00
README.md update README.md 2021-09-09 00:54:41 -06:00

README.md

pipeline status

RISC-V CPU

Short Term To Do:

  • add stalls for memory access
  • use AXI for memory access
  • add tests for non-pipelined case
  • get C working (may depend on memory stalls)

Desired features:

  • 1- or 5-stage pipeline selectable via parameter
  • AXI-lite Master for both instruction and data memory
  • 32, 64, (or 128?) bit word size
  • floating point
  • multiplication
  • division
  • instruction and data caches
  • JTAG debug probe