RISC-V CPU
Go to file
2021-09-09 00:45:36 -06:00
documentation add a basic diagram 2021-07-03 21:18:03 -06:00
other_projects add start of JTAG TAP 2021-09-09 00:06:57 -06:00
src indentation 2021-09-09 00:45:36 -06:00
testbench restore CPPFLAGS 2021-09-09 00:32:24 -06:00
.gitignore switch to rv32i compiler 2021-09-08 23:17:34 -06:00
.gitlab-ci.yml hopefully fix pipeline 2021-08-11 00:24:05 -06:00
decoder.xlsx large restructure 2021-08-11 00:18:46 -06:00
README.md add pipeline status to README.md 2021-08-11 06:28:00 +00:00

pipeline status

RISC-V CPU

Harvard architecture

Desired features:

  • 1- or 5-stage pipeline selectable via parameter
  • AXI-lite Master for both instruction and data memory
  • 32, 64, or 128 bit word size
  • floating point support
  • multiplication
  • division
  • instruction and data caches