|
|
8decf52443
|
make mem_data_rvalid a reg in tb
|
2021-07-03 21:17:42 -06:00 |
|
|
|
e3c52db637
|
make sim will now fail if test hits fail state
|
2021-07-03 20:59:03 -06:00 |
|
|
|
d4ed4ec2bc
|
add ability to wait for memory writes
|
2021-07-03 19:39:22 -06:00 |
|
|
|
5e87ea0c75
|
fix loading of sectios other than .text and get rid of massive sed chain for .hex generation
|
2021-07-02 04:47:40 -06:00 |
|
|
|
9031b5b4c5
|
working load/store word with byte addressed memory
|
2021-07-02 04:32:25 -06:00 |
|
|
|
35423ce4af
|
works with 8bit addressed memory (rather than word addressed)
|
2021-07-02 04:22:33 -06:00 |
|
|
|
57e745b336
|
more clean up and reorganization from memory restructuring
|
2021-07-02 03:28:21 -06:00 |
|
|
|
69e4ea9204
|
clean up core_tb.v a little
|
2021-07-02 03:20:38 -06:00 |
|
|
|
07d317eb6e
|
add trailing NOP instructions so non-initialized memory doesn't cause issues
|
2021-07-02 03:14:37 -06:00 |
|
|
|
9ff977c1be
|
partially working with common address space. loading of .data section has been disabled
|
2021-07-02 03:11:50 -06:00 |
|
|
|
17a95b58c8
|
fix the code issues I just introduced
|
2021-07-02 02:39:43 -06:00 |
|
|
|
0a9b182ef7
|
BAD CODE: testing that CI pipeline catches verilog issues
|
2021-07-02 02:39:13 -06:00 |
|
|
|
e32e451e60
|
update waveform view
|
2021-07-02 02:03:32 -06:00 |
|
|
|
5c59c97797
|
build software project in same makefile as hardware project
|
2021-07-02 02:03:32 -06:00 |
|
|
|
180f05fb0a
|
shift to iverilog + gtkwave for simulation
|
2021-07-02 02:03:32 -06:00 |
|
|
|
d58661e289
|
add more extensive memory test
|
2020-11-14 23:36:23 -07:00 |
|
|
|
6d39c01740
|
fix testbench so both load and store work
|
2020-11-14 23:21:33 -07:00 |
|
|
|
4a25ca6def
|
fix issue of jumping to address 0
|
2020-11-14 23:04:24 -07:00 |
|
|
|
caf9a6f4f7
|
separate .text and .data for instruction and data memory
|
2020-11-10 00:19:42 -07:00 |
|
|
|
32d0a2dcaa
|
display more data to simplify verification
|
2020-11-09 23:38:22 -07:00 |
|
|
|
1290418aa3
|
properly flushes pipeline after jump
|
2020-11-06 23:18:37 -07:00 |
|
|
|
2c24c19a72
|
passes quick tests for: lui, addi, add, sub, and, or, xor, andi. jump works but does not link
|
2020-10-11 23:03:14 -06:00 |
|
|
|
24171412bd
|
successfully using assembler to generate .hex rather than writing straight machine code
|
2020-09-27 18:38:35 -06:00 |
|
|
|
275f66bf24
|
fix typo in core_tb.v assembly
|
2020-09-27 18:07:12 -06:00 |
|
|
|
63ed8ace80
|
initial commit. Non-working due to newly added MEM backpressure signal
|
2020-09-27 16:04:16 -06:00 |
|
