brendanhaines/ice40
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/ice40.git synced 2024-12-25 18:38:22 -07:00
Code Issues Packages Projects Releases Wiki Activity

explicitly specify sources

Browse Source
This commit is contained in:
Brendan Haines 2021-07-02 00:41:37 -06:00
parent 30dac2760c
commit 0ec0c32d87
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
hdl/Makefile
View File

@ -3,10 +3,13 @@ PIN_DEF = pins.pcf
DEVICE = hx8k DEVICE = hx8k
PACKAGE = ct256 PACKAGE = ct256
SOURCE_V = $(wildcard *.v)
TESTBENCH_V = $(wildcard tb/*.v)
all: $(PROJ).rpt $(PROJ).bin all: $(PROJ).rpt $(PROJ).bin
%.blif: %.v %.blif: %.v
yosys -p 'synth_ice40 -top top -blif $@' $(wildcard *.v) yosys -p 'synth_ice40 -top top -blif $@' $(SOURCE_V)
# yosys -p 'synth_ice40 -top top -blif $@' $< # yosys -p 'synth_ice40 -top top -blif $@' $<
%.asc: $(PIN_DEF) %.blif %.asc: $(PIN_DEF) %.blif
@ -25,7 +28,7 @@ sudo-prog: $(PROJ).bin
@echo 'Executing prog as root!!!' @echo 'Executing prog as root!!!'
sudo iceprog $< sudo iceprog $<
tb.out: $(wildcard *.v) $(wildcard tb/*.v) tb.out: $(SOURCE_V) $(TESTBENCH_V)
iverilog $^ -o $@ iverilog $^ -o $@
sim: tb.out sim: tb.out