brendanhaines/ice40
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/ice40.git synced 2024-12-24 09:57:14 -07:00
Code Issues Packages Projects Releases Wiki Activity
Lattice iCE40 family FPGA example
16 Commits 1 Branch 0 Tags 83 KiB
Makefile 54.9%
Verilog 45.1%
master
Go to file
Brendan Haines 8dcaa16924 add logo
2022-08-21 12:17:35 -06:00
.vscode reorganize and add support for multiple testbenches 2022-08-21 11:40:12 -06:00
constraints fix sim output location 2021-07-02 01:12:29 -06:00
rtl reorganize and add support for multiple testbenches 2022-08-21 11:40:12 -06:00
tb reorganize and add support for multiple testbenches 2022-08-21 11:40:12 -06:00
.gitignore use separate build directory 2021-07-02 00:58:43 -06:00
.gitlab-ci.yml update .gitlab-ci.yml 2022-08-21 12:01:17 -06:00
logo.png add logo 2022-08-21 12:17:35 -06:00
Makefile reorganize and add support for multiple testbenches 2022-08-21 11:40:12 -06:00
README.md add logo 2022-08-21 12:17:35 -06:00

README.md

ICE40

Example project using Lattice ICE40 parts and icestorm toolchain.

On Ubuntu 22.04.1 LTS, the build dependencies can be installed with:
sudo apt install iverilog yosys verilator gtkwave arachne-pnr

Viewing waveforms

.gtkw files use absolute paths for locating the associated .vcd file. Manually edit the paths in .gtkw files if project was cloned to a new location.

Attribution