mirror of
https://gitlab.com/brendanhaines/cpu.git
synced 2024-11-09 21:14:57 -07:00
20 lines
555 B
Markdown
20 lines
555 B
Markdown
|
|
|
|
# RISC-V CPU
|
|
|
|
Short Term To Do:
|
|
* add stalls for memory access
|
|
* use AXI for memory access (depends on AXIL memory module for test)
|
|
* add tests for non-pipelined case
|
|
* get C working (may depend on memory stalls)
|
|
|
|
Desired features:
|
|
* 1- or 5-stage pipeline selectable via parameter
|
|
* AXI-lite Master for both instruction and data memory
|
|
* 32, 64, (or 128?) bit word size
|
|
* floating point
|
|
* multiplication
|
|
* division
|
|
* instruction and data caches
|
|
* JTAG debug probe
|