update README.md

README.md

@@ -1,23 +1,20 @@
 # RISC-V CPU
 
 Short Term To Do:
-* add stalls for memory access
-* use AXI for memory access (depends on AXIL memory module for test)
-* add tests for non-pipelined case
-* get C working (may depend on memory stalls)
+-[ ] add stalls for memory access
+-[ ] use AXI for memory access (depends on AXIL memory module for test)
+-[ ] add tests for non-pipelined case
+-[ ] get C working (may depend on memory stalls)
 
 Desired features:
-* 1- or 5-stage pipeline selectable via parameter
-* AXI-lite Master for both instruction and data memory
-* 32, 64, (or 128?) bit word size
-* floating point
-* multiplication
-* division
-* instruction and data caches
-* JTAG debug probe
-
-## Installation
-Run `setup.sh` to install GCC
+-[ ] 1- or 5-stage pipeline selectable via parameter
+-[ ] AXI-lite Master for both instruction and data memory
+-[ ] 32, 64, (or 128?) bit word size
+-[ ] floating point
+-[ ] multiplication
+-[ ] division
+-[ ] instruction and data caches
+-[ ] JTAG debug probe
 
 ## Resources
 * [AXI4 Protocol Specification](https://developer.arm.com/documentation/ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification?lang=en)