brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-09-19 12:25:57 -06:00
Code Issues Packages Projects Releases Wiki Activity
RISC-V CPU
77 Commits 2 Branches 0 Tags 172 KiB
Verilog 44.4%
SystemVerilog 36.4%
Assembly 14.9%
Makefile 3.8%
Shell 0.4%
5dc815245e
Go to file
Brendan Haines 5dc815245e hopefully fix pipeline
2021-08-11 00:24:05 -06:00
documentation add a basic diagram 2021-07-03 21:18:03 -06:00
other_projects large restructure 2021-08-11 00:18:46 -06:00
src large restructure 2021-08-11 00:18:46 -06:00
testbench hardcode top level makefile 2021-08-11 00:21:00 -06:00
.gitignore large restructure 2021-08-11 00:18:46 -06:00
.gitlab-ci.yml hopefully fix pipeline 2021-08-11 00:24:05 -06:00
decoder.xlsx large restructure 2021-08-11 00:18:46 -06:00
README.md Add README.md 2021-05-04 04:47:58 +00:00

README.md

RISC-V CPU

Harvard architecture

Desired features:

  • 1- or 5-stage pipeline selectable via parameter
  • AXI-lite Master for both instruction and data memory
  • 32, 64, or 128 bit word size
  • floating point support
  • multiplication
  • division
  • instruction and data caches