brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-12-26 11:06:50 -07:00
Code Issues Packages Projects Releases Wiki Activity

remove hack from when I was compiling for rv64i and running on rv32i

Browse Source
This commit is contained in:
Brendan Haines 2021-09-09 00:44:49 -06:00
parent 5413047464
commit fb3a59381b
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/bh_cpu.v
View File

@ -280,9 +280,9 @@ always @(*) begin
10'b100xxxxxxx: s_id_aluop = ALUOP_XOR; // XORI 10'b100xxxxxxx: s_id_aluop = ALUOP_XOR; // XORI
10'b110xxxxxxx: s_id_aluop = ALUOP_OR; // ORI 10'b110xxxxxxx: s_id_aluop = ALUOP_OR; // ORI
10'b111xxxxxxx: s_id_aluop = ALUOP_AND; // ANDI 10'b111xxxxxxx: s_id_aluop = ALUOP_AND; // ANDI
10'b001000000x: s_id_aluop = ALUOP_SL; // SLLI // NOTE: technically s_id_funct7[0] must be 0 however GCC allows shifts of up to 63b despite assembling for 32b. I can tolerate this deviation from ISA spec at essentially no cost 10'b0010000000: s_id_aluop = ALUOP_SL; // SLLI
10'b101000000x: s_id_aluop = ALUOP_SRL; // SRLI // NOTE: technically s_id_funct7[0] must be 0 however GCC allows shifts of up to 63b despite assembling for 32b. I can tolerate this deviation from ISA spec at essentially no cost 10'b1010000000: s_id_aluop = ALUOP_SRL; // SRLI
10'b101010000x: s_id_aluop = ALUOP_SRA; // SRAI // NOTE: technically s_id_funct7[0] must be 0 however GCC allows shifts of up to 63b despite assembling for 32b. I can tolerate this deviation from ISA spec at essentially no cost 10'b1010100000: s_id_aluop = ALUOP_SRA; // SRAI
default: s_id_invalid = 1; default: s_id_invalid = 1;
endcase endcase
end end