brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-11-09 21:14:57 -07:00
Code Issues Packages Projects Releases Wiki Activity

assert now catches X properly

Browse Source
This commit is contained in:
Brendan Haines 2022-12-01 02:09:51 -07:00
parent cb7fbe84a5
commit d3844129d3
2 changed files with 23 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/bh_assert.sv
View File

@ -17,11 +17,11 @@ package bh_assert;
localparam COLOR_GREEN = "\033[32m";
localparam COLOR_NORMAL = "\033[0;39m";
task bh_assert_equal(int val, int expected, string description);
task bh_assert_equal(logic [127:0] val, logic [127:0] expected, string description);
// display results
$timeformat(-9, 2, " ns", 20);
$display(
"%t: %s: %d %s %d - %s",
"%t: %s: %8d %s %8d - %s",
$time,
val === expected ? {COLOR_GREEN, "PASS", COLOR_NORMAL} : {COLOR_RED, "FAIL", COLOR_NORMAL},
val,

22
lib/tb/axil_wb_bridge_tb.sv
View File

@ -105,6 +105,26 @@ always @(posedge clk) begin
bh_info("Wishbone cycle active (read)");
end
end
if (axil_awvalid && axil_awready) begin
bh_info("AXIL write address cycle active");
end
if (axil_wvalid && axil_wready) begin
bh_info("AXIL write data cycle active");
end
if (axil_bvalid && axil_bready) begin
bh_info("AXIL write response cycle active");
end
if (axil_arvalid && axil_arready) begin
bh_info("AXIL read address cycle active");
end
if (axil_rvalid && axil_rready) begin
bh_info("AXIL read data cycle active");
end
end
integer i;
@ -186,7 +206,7 @@ initial begin
#10
bh_assert_equal(axil_rvalid, 1, "Read rvalid");
bh_assert_equal(axil_rdata, 1, "Read rdata");
bh_assert_equal(axil_rdata, 0, "Read rdata");
bh_assert_equal(axil_rresp, 0, "Read rresp");
axil_rready = 1;