brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-12-26 02:56:52 -07:00
Code Issues Packages Projects Releases Wiki Activity

tweak makefile

Browse Source
This commit is contained in:
Brendan Haines 2021-07-02 04:58:58 -06:00
parent c0852697df
commit b79c572a22
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Makefile
View File

@ -40,9 +40,10 @@ $(BUILD_DIR)/%.elf: test/%.ld $(BUILD_DIR)/%.o | $(BUILD_DIR)
%.hex: %.elf
riscv64-linux-gnu-objcopy --target=verilog $< $@
sim: $(BUILD_DIR)/tb.out $(BUILD_DIR)/test.hex
$(BUILD_DIR)/core_tb.vcd: $(BUILD_DIR)/tb.out $(BUILD_DIR)/test.hex
cd $(BUILD_DIR) && ./tb.out
sim: $(BUILD_DIR)/core_tb.vcd
## General
$(BUILD_DIR):