mirror of
https://gitlab.com/brendanhaines/cpu.git
synced 2024-12-26 11:06:50 -07:00
update comment
This commit is contained in:
parent
71bc903f14
commit
51103c378d
|
@ -7,7 +7,7 @@ module axil_wb_bridge #(
|
|||
input logic clk,
|
||||
input logic reset,
|
||||
|
||||
///// AXI4-Lite /////
|
||||
///// AXI4-Lite Slave /////
|
||||
|
||||
// Write address
|
||||
input logic axil_awvalid,
|
||||
|
|
Loading…
Reference in New Issue
Block a user