brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-11-09 21:14:57 -07:00
Code Issues Packages Projects Releases Wiki Activity

update comment

Browse Source
This commit is contained in:
Brendan Haines 2023-01-23 18:26:14 -07:00
parent 71bc903f14
commit 51103c378d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/axil_wb_bridge.sv
View File

@ -7,7 +7,7 @@ module axil_wb_bridge #(
input logic clk, input logic clk,
input logic reset, input logic reset,
///// AXI4-Lite ///// ///// AXI4-Lite Slave /////
// Write address // Write address
input logic axil_awvalid, input logic axil_awvalid,