brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-11-09 21:14:57 -07:00
Code Issues Packages Projects Releases Wiki Activity

fix the code issues I just introduced

Browse Source
This commit is contained in:
Brendan Haines 2021-07-02 02:39:43 -06:00
parent 0a9b182ef7
commit 17a95b58c8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hdl/tb/core_tb.v
View File

@ -72,7 +72,7 @@ always #2 clk = !clk;
core dut(
.clk(clk),
.reset(reset)
.reset(reset),
.mem_inst_addr(mem_inst_addr),
.mem_inst_data(mem_inst_data),