brendanhaines/cpu
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

properly flushes pipeline after jump

Browse Source
This commit is contained in:
Brendan Haines
2020-11-06 23:18:37 -07:00
parent c25b9bcb0f
commit 1290418aa3
4 changed files with 126 additions and 97 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
hdl/tb/core_tb.v
View File

@ -15,6 +15,8 @@ wire [31:0] mem_inst_addr;
wire [31:0] mem_inst_idx = mem_inst_addr >> 2;
wire [31:0] mem_inst_data = mem_inst_idx < MEM_INST_LENGTH ? mem_inst[mem_inst_idx] : INST_NOP;
wire dummy_out;
initial begin: mem_inst_init
integer i;
for (i=0; i<MEM_INST_LENGTH; i=i+1) begin
@ -52,7 +54,7 @@ core dut(
.reset(reset),
.mem_inst_addr(mem_inst_addr),
.mem_inst_data(mem_inst_data)
.mem_inst_data(mem_inst_data),
// .mem_data_addr(mem_data_addr),
// .mem_data_wdata(mem_data_wdata),
@ -61,6 +63,8 @@ core dut(
// .mem_data_we(mem_data_we),
// .mem_data_valid(mem_data_valid),
// .mem_data_done(mem_data_done)
.dummy_out(dummy_out)
);
wire axi_mem_data_awvalid;