cpu/.gitlab-ci.yml

19 lines
319 B
YAML
Raw Normal View History

2021-07-02 02:33:02 -06:00
image: ubuntu
2021-07-03 18:48:07 -06:00
stages:
- tools
2021-07-02 02:19:17 -06:00
- build
2021-07-03 18:48:07 -06:00
tools-job:
stage: tools
- echo "Installing dependencies..."
- apt update && apt install -y make iverilog gcc-8-riscv64-linux-gnu
- echo "Done"
build-job:
2021-07-02 02:19:17 -06:00
stage: build
script:
- echo "Compiling the code..."
2021-07-03 18:48:07 -06:00
- make sim
2021-07-02 02:19:17 -06:00
- echo "Compile complete."