mirror of
https://gitlab.com/brendanhaines/cpu.git
synced 2024-11-09 21:14:57 -07:00
5 lines
51 B
Systemverilog
5 lines
51 B
Systemverilog
module axi4_lite(
|
|
input wire aclk
|
|
);
|
|
|
|
endmodule |