mirror of
https://gitlab.com/brendanhaines/cpu.git
synced 2024-09-19 20:36:00 -06:00
5 lines
51 B
Systemverilog
5 lines
51 B
Systemverilog
module axi4_lite(
|
|
input wire aclk
|
|
);
|
|
|
|
endmodule |