brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-11-14 07:24:57 -07:00
Code Issues Packages Projects Releases Wiki Activity

ignore overrun at end of skidbuffer test

Browse Source
This commit is contained in:
Brendan Haines 2022-12-28 22:24:55 -07:00
parent 3b476cfc32
commit 71bc903f14
2 changed files with 9 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/skidbuffer.sv → lib/axis_skidbuffer.sv
View File

@ -1,4 +1,4 @@
module skidbuffer #( module axis_skidbuffer #(
parameter WIDTH = 1 parameter WIDTH = 1
)( )(
input logic clk, input logic clk,

10
lib/tb/skidbuffer_tb.sv → lib/tb/axis_skidbuffer_tb.sv
View File

@ -4,7 +4,7 @@
import bh_assert::bh_assert_equal; import bh_assert::bh_assert_equal;
import bh_assert::bh_assert_stats; import bh_assert::bh_assert_stats;
module skidbuffer_tb(); module axis_skidbuffer_tb();
parameter WIDTH = 15; parameter WIDTH = 15;
parameter TEST_LIST_LENGTH = 256; parameter TEST_LIST_LENGTH = 256;
@ -17,7 +17,7 @@ module skidbuffer_tb();
wire out_valid; wire out_valid;
logic out_ready = 0; logic out_ready = 0;
skidbuffer #( axis_skidbuffer #(
.WIDTH(WIDTH) .WIDTH(WIDTH)
) dut ( ) dut (
.clk(clk), .clk(clk),
@ -40,8 +40,8 @@ module skidbuffer_tb();
always #5 clk = !clk; always #5 clk = !clk;
initial begin initial begin
$dumpfile("skidbuffer_tb.vcd"); $dumpfile("axis_skidbuffer_tb.vcd");
$dumpvars(0, skidbuffer_tb); $dumpvars(0, axis_skidbuffer_tb);
for (i=0; i<TEST_LIST_LENGTH; i=i+1) begin for (i=0; i<TEST_LIST_LENGTH; i=i+1) begin
in_list[i] = $urandom(); in_list[i] = $urandom();
@ -71,10 +71,12 @@ module skidbuffer_tb();
end end
if (reset == 0 && out_valid && out_ready) begin if (reset == 0 && out_valid && out_ready) begin
if (out_count < TEST_LIST_LENGTH) begin
bh_assert_equal(out, in_list[out_count], $sformatf("Output value [%3d]", out_count)); bh_assert_equal(out, in_list[out_count], $sformatf("Output value [%3d]", out_count));
out_count <= out_count + 1; out_count <= out_count + 1;
end end
end end
end
wire [WIDTH-1:0] out_correct; wire [WIDTH-1:0] out_correct;
assign out_correct = in_list[out_count]; assign out_correct = in_list[out_count];