brendanhaines/cpu
1
0
Fork 0
mirror of https://gitlab.com/brendanhaines/cpu.git synced 2024-09-19 20:36:00 -06:00
Code Issues Packages Projects Releases Wiki Activity

build software project in same makefile as hardware project

Browse Source
This commit is contained in:
Brendan Haines 2021-07-02 01:42:11 -06:00
parent 4580631939
commit 5c59c97797
3 changed files with 42 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
Makefile
View File

@ -1,20 +1,56 @@
BUILD_DIR = build BUILD_DIR = build
# ================
# Hardware options
# ================
# SOURCE_V = $(wildcard hdl/*.v) # SOURCE_V = $(wildcard hdl/*.v)
# TESTBENCH_V = $(wildcard hdl/tb/*.v) # TESTBENCH_V = $(wildcard hdl/tb/*.v)
SOURCE_V = hdl/core.v SOURCE_V = hdl/core.v
TESTBENCH_V = hdl/tb/core_tb.v TESTBENCH_V = hdl/tb/core_tb.v
# ================
# Software options
# ================
CC = riscv64-linux-gnu-gcc
# CFLAGS = -march=rv32i -mabi=ilp32
CFLAGS = -march=rv64i -mabi=lp64
AS = riscv64-linux-gnu-as
ASFLAGS = $(CFLAGS)
LD = riscv64-linux-gnu-ld
LDFLAGS = -T
all: sim all: sim
$(BUILD_DIR): ## Hardware
mkdir -p $(BUILD_DIR)
$(BUILD_DIR)/tb.out: $(SOURCE_V) $(TESTBENCH_V) | $(BUILD_DIR) $(BUILD_DIR)/tb.out: $(SOURCE_V) $(TESTBENCH_V) | $(BUILD_DIR)
iverilog $^ -o $@ iverilog $^ -o $@
sim: $(BUILD_DIR)/tb.out ## Software
$(BUILD_DIR)/%.o: test/%.S | $(BUILD_DIR)
$(AS) $(ASFLAGS) $^ -o $@
$(BUILD_DIR)/%.o: test/%.c | $(BUILD_DIR)
$(CC) $(CFLAGS) $^ -o $@
$(BUILD_DIR)/%.elf: test/%.ld $(BUILD_DIR)/%.o | $(BUILD_DIR)
$(LD) $(LDFLAGS) $^ -o $@
$(BUILD_DIR)/text.hex: $(BUILD_DIR)/test.elf
riscv64-linux-gnu-objdump -s $^ | sed -n '/.text/,$$p' | tail -n+2 | sed -n '/.data/,$$!p' | cut -f3-6 -d ' ' | sed -e 's/ /\n/g' | sed 's/^\(..\)\(..\)\(..\)\(..\)/\4\3\2\1/' > $@
$(BUILD_DIR)/data.hex: $(BUILD_DIR)/test.elf
riscv64-linux-gnu-objdump -s $^ | sed -n '/.data/,$$p' | tail -n+2 | sed -n '/.bss/,$$!p' | cut -f3-6 -d ' ' | sed -e 's/ /\n/g' | sed 's/^\(..\)\(..\)\(..\)\(..\)/\4\3\2\1/' > $@
sim: $(BUILD_DIR)/tb.out $(BUILD_DIR)/text.hex $(BUILD_DIR)/data.hex
cd $(BUILD_DIR) && ./tb.out cd $(BUILD_DIR) && ./tb.out
## General
$(BUILD_DIR):
mkdir -p $(BUILD_DIR)
clean: clean:
rm -rf $(BUILD_DIR) rm -rf $(BUILD_DIR)

4
hdl/tb/core_tb.v
View File

@ -32,7 +32,7 @@ initial begin: mem_inst_init
for (i=0; i<MEM_INST_LENGTH; i=i+1) begin for (i=0; i<MEM_INST_LENGTH; i=i+1) begin
mem_inst[i] = INST_NOP; mem_inst[i] = INST_NOP;
end end
$readmemh("../test/text.hex", mem_inst); $readmemh("text.hex", mem_inst);
end end
// Data memory // Data memory
@ -48,7 +48,7 @@ initial begin: mem_data_init
for (i=0; i<MEM_DATA_LENGTH; i=i+1) begin for (i=0; i<MEM_DATA_LENGTH; i=i+1) begin
mem_data[i] = DATA_DEFAULT; mem_data[i] = DATA_DEFAULT;
end end
$readmemh("../test/data.hex", mem_data); $readmemh("data.hex", mem_data);
end end
initial begin initial begin

33
test/Makefile
View File

@ -1,33 +0,0 @@
BUILD_DIR = build
CC = riscv64-linux-gnu-gcc
# CFLAGS = -march=rv32i -mabi=ilp32
CFLAGS = -march=rv64i -mabi=lp64
AS = riscv64-linux-gnu-as
ASFLAGS = $(CFLAGS)
LD = riscv64-linux-gnu-ld
LDFLAGS = -T test.ld
all: $(BUILD_DIR)/text.hex $(BUILD_DIR)/data.hex
$(BUILD_DIR):
mkdir -p $(BUILD_DIR)
$(BUILD_DIR)/%.o: %.S | $(BUILD_DIR)
$(AS) $(ASFLAGS) $^ -o $@
$(BUILD_DIR)/%.o: %.c | $(BUILD_DIR)
$(CC) $(CFLAGS) $^ -o $@
$(BUILD_DIR)/%.elf: $(BUILD_DIR)/%.o %.ld
$(LD) $(LDFLAGS) $< -o $@
$(BUILD_DIR)/text.hex: $(BUILD_DIR)/test.elf
riscv64-linux-gnu-objdump -s $^ | sed -n '/.text/,$$p' | tail -n+2 | sed -n '/.data/,$$!p' | cut -f3-6 -d ' ' | sed -e 's/ /\n/g' | sed 's/^\(..\)\(..\)\(..\)\(..\)/\4\3\2\1/' > $@
$(BUILD_DIR)/data.hex: $(BUILD_DIR)/test.elf
riscv64-linux-gnu-objdump -s $^ | sed -n '/.data/,$$p' | tail -n+2 | sed -n '/.bss/,$$!p' | cut -f3-6 -d ' ' | sed -e 's/ /\n/g' | sed 's/^\(..\)\(..\)\(..\)\(..\)/\4\3\2\1/' > $@
clean:
rm -rf $(BUILD_DIR)