cpu/other_projects/test.sv

21 lines
227 B
Systemverilog
Raw Normal View History

2021-05-03 22:13:26 -06:00
interface test_if();
parameter int DW = 32;
logic[DW-1:0] data;
modport consumer (
input data
);
endinterface
module test_mod(
test_if.consumer if_in,
output[31:0] dout
);
assign dout = if_in.data;
endmodule