mirror of
https://gitlab.com/brendanhaines/cpu.git
synced 2024-12-27 03:26:48 -07:00
13 lines
273 B
Markdown
13 lines
273 B
Markdown
|
# RISC-V CPU
|
||
|
|
|
||
|
|
Harvard architecture
|
||
|
|
|
||
|
|
Desired features:
|
||
|
|
* 1- or 5-stage pipeline selectable via parameter
|
||
|
|
* AXI-lite Master for both instruction and data memory
|
||
|
|
* 32, 64, or 128 bit word size
|
||
|
|
* floating point support
|
||
|
|
* multiplication
|
||
|
|
* division
|
||
|
|
* instruction and data caches
|