cpu/.gitlab-ci.yml

13 lines
249 B
YAML
Raw Normal View History

2021-07-02 02:33:02 -06:00
image: ubuntu
2021-07-03 18:48:07 -06:00
stages:
2021-08-11 00:24:05 -06:00
- simulate
2021-07-02 02:19:17 -06:00
2021-08-11 00:24:05 -06:00
testbench:
stage: simulate
2021-07-02 02:19:17 -06:00
script:
2021-07-03 18:52:26 -06:00
- echo "Installing dependencies..."
- apt update && apt install -y make iverilog gcc-8-riscv64-linux-gnu
2021-08-11 00:24:05 -06:00
- echo "Running testbenches..."
2021-08-11 00:18:46 -06:00
- make -C testbench