![pipeline status](https://gitlab.com/brendanhaines/0039_cpu/badges/master/pipeline.svg)

# RISC-V CPU

Harvard architecture

Desired features:
* 1- or 5-stage pipeline selectable via parameter
* AXI-lite Master for both instruction and data memory
* 32, 64, or 128 bit word size
* floating point support
* multiplication
* division
* instruction and data caches