



Komodo CXP Reference Guide

(Part-No. KY-FGK)

April 2019

20 aMesila St., Nesher 3688520, Israel
POB 25004, Haifa 3125001, Israel
Tel:(+972)-72-2723500 Fax:(+972)-72-2723511
www.kayainstruments.com

1	Figures and Tables	3
2	Introduction.....	5
2.1	Safety Precautions.....	5
2.2	Disclaimer	6
3	Key Features	7
3.1	Overview	7
3.2	Features	7
3.3	Product Applications.....	8
3.4	Related documents and accessories	8
3.5	Ordering Codes	9
4	Board Components.....	10
4.1	Board component Blocks	10
4.2	Board Block diagram	11
4.3	External View of the Board	11
4.4	Komodo CXP Board components.....	12
4.5	Featured device: Arria V GZ FPGA	12
4.6	FPGA Configuration	12
4.6.1	FPGA configuration via JTAG	13
4.6.2	FPGA configuration via on board flash memory.....	13
4.7	Clocking.....	14
4.8	I/O and Transceivers	15
4.8.1	General purpose I\O	16
4.8.2	General purpose LEDs	21
4.9	PCI Express (Gen 3.0)	22
4.10	Memory.....	23
4.10.1	On-Board 16Gb DDR3	25
4.10.2	Optional SODIMM (up to 128Gb).....	29
4.11	CoaXPress interface	32
4.12	Fan Control (J6)	37
4.13	Authentication device (U55).....	37

5	Mechanical Specifications	38
5.1	Mechanical dimensions.....	38
5.2	Absolute maximum ratings	38
6	Electrical Characteristics.....	39
6.1	Power Supply	39
6.2	Maximum and minimum input voltages	39
6.3	Power rails.....	39
6.4	Electrical characteristics for board IO's:	40
6.5	Absolute maximum ratings for GPIO	42
7	Available Configurations	43
7.1	Available Configurations	43
8	Top Level Example Design.....	44
9	Reference Design	45
9.1	Functional block diagram.....	45
9.1.1	DDR3 memories	46
9.1.2	PCI Express.....	46
9.1.3	CoaxPress receiver.....	46
9.2	Using the reference design.....	47
9.3	Board Diagnostic.....	48

Revision History

Version	Date	Notes
1.0	30/07/15	Initial Release
1.1	15/02/15	Added reference design and top level
1.2	30/07/18	Minor corrections
1.3	24/04/19	Changed general purpose inputs and outputs schematics

Figures

FIGURE 1: BOARD BLOCK DIAGRAM	11
FIGURE 2: KOMODO CXP FRONT VIEW	11
FIGURE 3: JTAG CONNECTOR.....	13
FIGURE 4: FLASH CONNECTOR.....	13
FIGURE 5: CLOCKS PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS	14
FIGURE 6: I/O AND TRANSCEIVER USAGE.....	15
FIGURE 7: J1 GENERAL PURPOSE INPUTS AND OUTPUTS.....	16
FIGURE 8: J2 GENERAL PURPOSE INPUTS AND OUTPUTS.....	17
FIGURE 9: LEVEL SHIFTER	18
FIGURE 10: GENERAL PURPOSE LED'S LOCATION	21
FIGURE 11: RZQ CONNECTION WHEN ONLY THE ON-BOARD MEMORY IS USED.....	24
FIGURE 12: RZQ CONNECTION WHEN ONLY THE SODIMM MEMORY IS USED.....	24
FIGURE 13: RZQ CONNECTION WHEN BOTH MEMORIES ARE USED	25
FIGURE 14: ON-BOARD DDR3 SIGNAL CONNECTIONS	26
FIGURE 15: RX CHANNEL CONNECTION TO THE EQUALIZER	35
FIGURE 16: TX CHANNEL CONNECTION TO THE DRIVER.....	35
FIGURE 17: DEDICATED COAXPRESS LED'S LOCATIONS.....	36
FIGURE 18: FAN CONNECTIONS.....	37
FIGURE 19: PCB MECHANICAL DIMENSIONS.....	38
FIGURE 20: FUNCTION DIAGRAM.....	45
FIGURE 21: DDR3 SODIMM	48
FIGURE 22: KOMODO CXP WITH JTAG CONNECTION.....	49

Tables

TABLE 1: KOMODO CXP BOARD COMPONENTS 12

TABLE 2: CLOCKS PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 14

TABLE 3: GENERAL PURPOSE INPUT / OUTPUT PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS FOR J1 19

TABLE 4: GENERAL PURPOSE INPUT / OUTPUT PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS FOR J2.... 20

TABLE 5: GENERAL PURPOSE LEDs PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 21

TABLE 6: PCIe PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 23

TABLE 7: ON BOARD SDRAM PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 29

TABLE 8: SODIMM PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 32

TABLE 9: COAXPRESS CONNECTOR PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 34

TABLE 10: COAXPRESS LEDs PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS 36

TABLE 11: FAN PIN ASSIGNMENTS, SIGNAL NAME AND FUNCTIONS..... 37

TABLE 12: ABSOLUTE MAXIMUM RATINGS 38

TABLE 13: POWER INPUT 39

TABLE 14: MAXIMUM AND MINIMUM INPUT VOLTAGES FROM PCIe 39

TABLE 15: POWER RAILS ON THE KOMODO CXP BOARD..... 40

TABLE 16: LVDS OUTPUT DC SPECIFICATIONS (DRIVER OUTPUTS) 40

TABLE 17: LVDS INPUT DC SPECIFICATIONS (RECEIVER INPUTS)..... 41

TABLE 18: LVTTL INPUT SPECIFICATIONS..... 41

TABLE 19: LVTTL OUTPUT SPECIFICATIONS 41

TABLE 20: TTL INPUT SPECIFICATIONS 41

TABLE 21: TTL OUTPUT SPECIFICATIONS..... 41

TABLE 22: ABSOLUTE MAXIMUM RATINGS FOR GPIO..... 42

TABLE 23 : AVAILABLE CONFIGURATIONS 43

TABLE 24 : LINK SETUP FOR EACH AVAILABLE CONFIGURATION..... 43

TABLE 25 : IP ADDRESS 47

TABLE 26: LEDs DESCRIPTION..... 48

2.1 Safety Precautions

With your *Komodo CXP* in hand, please take a minute to read carefully the precautions listed below in order to prevent unnecessary injuries to you or other personnel or cause damage to property.

- **Before using the product, read these safety precautions carefully to assure correct use.**
- **These precautions contain serious safety instructions that must be observed.**
- **After reading through this manual, be sure to act upon it to prevent misuse of product.**



Caution

In the event of a failure, disconnect the power supply.

If the product is used as is, a fire or electric shock may occur. Disconnect the power supply immediately and contact our sales personnel for repair.

If an unpleasant smell or smoking occurs, disconnect the power supply.

If the product is used as is, a fire or electric shock may occur. Disconnect the power supply immediately. After verifying that no smoking is observed, contact our sales personnel for repair.

Do not disassemble, repair or modify the product.

Otherwise, a fire or electric shock may occur due to a short circuit or heat generation. For inspection, modification or repair, contact our sales personnel.

Do not touch a cooling fan.

As a cooling fan rotates in high speed, do not put your hand close to it. Otherwise, it may cause injury to persons. Never touch a rotating cooling fan.

Do not place the product on unstable locations.

Otherwise, it may drop or fall, resulting in injury to persons or failure.

If the product is dropped or damaged, do not use it as is.

Otherwise, a fire or electric shock may occur.

Do not touch the product with a metallic object.

Otherwise, a fire or electric shock may occur.

Do not place the product in dusty or humid locations or where water may splash.

Otherwise, a fire or electric shock may occur.

Do not get the product wet or touch it with a wet hand.

Otherwise, the product may break down or it may cause a fire, smoking or electric shock.

Do not touch a connector on the product (gold-plated portion).

Otherwise, the surface of a connector may be contaminated with sweat or skin oil, resulting in contact failure of a connector or it may cause a malfunction, fire or electric shock due to static electricity.

Do not use or place the product in the following locations.

- Humid and dusty locations
- Airless locations such as closet or bookshelf
- Locations which receive oily smoke or steam
- Locations close to heating equipment
- Closed inside of a car where the temperature becomes high
- Static electricity replete locations
- Locations close to water or chemicals

Otherwise, a fire, electric shock, accident or deformation may occur due to a short circuit or heat generation.

Do not place heavy things on the product.

Otherwise, the product may be damaged.

Be sure to drain static electricity from body before you touch any electronics component

The electronic circuits in your computer and the circuits on *Komodo CXP* board are sensitive to static electricity and surges. Improper handling can seriously damage the circuits. In addition, do not let your clothing come in contact with the circuit boards or components.

Otherwise, the product may be damaged.

2.2 Disclaimer

Even if the product is used properly, KAYA Instruments assumes no responsibility for any damages caused by the following:

- Earthquake, thunder, natural disaster or fire resulting from the use beyond our responsibility, acts caused by a third party or other accidents, the customer's willful or accidental misuse or use under other abnormal conditions.
- Secondary impact arising from use of this product or its unusable state (business interruption or others).
- Use of this product against the instructions given in this manual or malfunctions due to connection to other devices. KAYA Instruments assumes no responsibility or liability for:
 - Erasure or corruption of data arising from use of this product.
 - Any consequences or other abnormalities arising from use of this product, or damage of this product not due to our responsibility or failure due to modification.

Repair of this product is carried out by replacing it on a chargeable basis, not repairing the faulty devices. However, non-chargeable replacement is offered for initial failure if such notification is received within two weeks after delivery of the product.

3.1 Overview

Komodo CXP is high-performance yet low-cost FPGA card supporting up to 8 CoaXPress standard interfaces. Each link supports standard CoaXPress bitrate of up to 6.25 Gbps. The card is based on Arria V GZ powerful FPGA that offers up to 400K flexible logic elements, 1K DSP blocks and 28Mbit of embedded memory. The board offers a flexible DDR3 memory system with up to 144 Gb of memory and 16 GByte/s throughput. A high speed x8 lane Gen 3.0 PCI express interface allows fast data transfers between CXP links and computer memory while a versatile GPIO with multi-standard support enables connection to external devices. The **Komodo CXP** uses standard DIN connectors as a CoaXPress interface to the camera and standard 100 mil headers for general purpose I/O.

All of these features combine make the **Komodo CXP** ideal for a wide range of applications, including network processing and security, compute and storage, instrumentation, broadcast, defense and aerospace.

3.2 Features

- 8 x CoaXPress channels at 6.25 Gbps each
- PCIe Gen3 x8 Half-length card
- Up to 144 Gb of DDR3 memory
 - On-board 16Gb DDR3 64bit wide
 - SODDIMM of up to 128Gb DDR3 64bit wide
 - DDR3 1066 rate compatible
- Altera Arria V GZ FPGA with:
 - 400K equivalent LEs
 - 1092 DSP blocks
 - 28Mbit of embedded memory
 - Hard IP PCIe Gen 3.0 block
- Supports Altera's PCIe IP
- Supports KAYA CoaXPress IP
- Supports Memory controller IPs
- Flexible machine I/O:
 - 8 TTL configurable I/Os
 - 8 LVCMOS configurable I/Os

- 4 LVDS inputs
- 4 LVDS outputs
- 8 opto-isolated outputs
- 8 opto-isolated inputs
- Transfer Rate of up to 60 Gbps through PCIe
- Transfer Rate of up to 50 Gbps (8 x 6.25 Gbps) through the CoaXPress interfaces
- Authentication device for design security
- Temperature control
- Fan control
- 4 general purpose indication LEDs and 8 CoaXPress dedicated LEDs
- 0°C to 50°C operating environment temperature

3.3 Product Applications


- Machine Vision
- Networking
- Algorithm Acceleration
- Broadcasting and sports analytics
- High-speed DVRs

3.4 Related documents and accessories

Documents:

- Hardware User Manual
- Reference design
- Accessories:
- CoaXPress cables (DIN to BNC)
- CoaXPress cables (DIN to DIN)
- GPIO extension panel

3.5 Ordering Codes



Notes:

1. Maximum of Receiver and Transmitter channels together is 8
2. Custom models available on request

4.1 Board component Blocks

One Arria V GZ 5AGZME5HF35C4 FPGA in an 1152-pin BGA (FBGA)

- 400K LEs
- 1092 DSP blocks
- 28 Mbit on-die block memory
- 3276 9x9 multipliers
- 2184 18x18 multipliers
- 1092 27x27 multipliers
- 546 36x36 multipliers
- 534 general purpose input/output

FPGA configuration circuitry

- JTAG header
- EPCQ256 programmable flash memory

Clocking circuitry

- 125-MHz LVDS oscillator for transceiver reference clock
- 100-MHz reference clock from the PCIe edge connector
- 25-MHz single-ended oscillator for DDR3 memory

Memory

- 16Gb DDR3, 64 bit data width
- up to 128Gb DDR3, 64 bit data width SODIMM (optional)

General user I/O

- Four user LEDs
- GPIO headers with up to 40 possible I/O connections

CoaXPress interface

- Up to 8 DIN connector for CoaXPress interface
- Up to 8 CoaXPress interface LED (dual-color)

Power supply

- PCI Express edge connector power
- External power connector for PoCXP

4.2 Board Block diagram




Figure 1: Board block diagram

4.3 External View of the Board




Figure 2: Komodo CXP front view

4.4 Komodo CXP Board components

Board reference	Type	Description
FPGA		
P1	FPGA	Arria V GZ 5AGZME5HF35, 1152-pin FBGA
Configuration, Status and setup elements		
J3	JTAG header	Provide access to the JTAG chain
J4	EPCQ programming header	Provide access to the EPCQ using Active Serial protocol
D1 – D8	CoaXPress LEDs	Located on a daughter board above the DIN connectors, dedicated LEDs for showing CoaXPress status of each CoaXPress link
Clocking Circuitry		
U2	125 MHz oscillator	125 MHz oscillator for transceiver reference clock
J17	100 MHz reference clock	100 MHz reference clock from the PCIe edge connector
U29 , U33	25 MHz oscillator	25 MHz oscillators for DDR3 memory
Memory devices		
U14,U18,U22,U26	DDR3 x64 memory	16Gb DDR3 SDRAM with 64 bit data bus. The 64 bit data bus consists of 4 x16 devices with single address or command bus
J11	DDR3 x64 SODIMM memory	Up to 128Gb DDR3 SODIMM with 64 bit data bus.
General User Input\Output		
D1 – D4	User LEDs	Four user LEDs. Active low.
Communication Ports		
J17	PCIe edge connector	Gold-plated edge fingers connector for up to x8 signaling in Gen 2 or Gen 3
J1 , J2	GPIO	General purpose input\output connector
Power supply		
J17	PCIe edge connector	Interface to a PCIe root port such as an appropriate PC motherboard
J5	External power supply	External power supply directly from computer PSU using connector located on the right up side of the board (standard PC power connector). Used to provide PoCXP to CXP interface.

Table 1: Komodo CXP board components

4.5 Featured device: Arria V GZ FPGA

The *Komodo CXP* features Arria V GZ 5AGZME5HF35 device (P1) in an 1152-pin FBGA package. For more information about Arria V device family refer to [the Arria V device Handbook](#).

4.6 FPGA Configuration

The *Komodo CXP* FPGA can be configured using the JTAG header (J3) or by using the on board EPCQ256 Flash that can be programmed using flash programming header (J4) with Active Serial protocol.

4.6.1 FPGA configuration via JTAG

The JTAG programming header provides a method for configuring the FPGA using an external USB-Blaster device with the Quartus II Programmer running on a PC. The external USB-Blaster connects to the board through standard Altera JTAG header (J3).




Figure 3: JTAG connector

4.6.2 FPGA configuration via on board flash memory

The Komodo CXP has an on board EPCQ256 flash memory. Upon the power up, the FPGA tries to fetch the configuration from that flash. The EPCQ256 flash can be programmed using an external USB-Blaster device with the Quartus II Programmer running on a PC in Active Serial mode. The external USB-Blaster connects to the board through the flash programming header (J4).




Figure 4: FLASH connector

4.7 Clocking

The *Komodo CXP* has a variety of on board oscillators, as described in the table and figure below:




Figure 5: Clocks pin assignments, signal name and functions

Board reference	Signal Name	Arria V GZ Pin Number	Arria V GZ Clock Name	I/O Standard	Description
U2	cxp_clkp	W6	REFCLK0Rp	LVDS	125 MHz oscillator for transceiver reference clock
	cxp_clkn	W5	REFCLK0Rn		
U29	clk25[0]	AE16	CLK7p	SSTL-135	25 MHz oscillators for DDR3 memory
U33	clk25[1]	J19	CLK19p		
J17	pcie_refclk_p	U28	REFCLK1Lp	HCSL	100 MHz clock coming from the PCI express edge connector
	pcie_refclk_n	U29	REFCLK1Ln		

Table 2: Clocks pin assignments, signal name and functions

4.8 I/O and Transceivers

The *Komodo CXP* utilizes several I/O banks out of the possible 26 I/O or transceiver banks available on the Arria V GZ FPGA. The following figure describes what each bank is used for:




Figure 6: I/O and transceiver usage

4.8.1 General purpose I/O

The *Komodo CXP* supports 40 different I/O connections (on the FPGA), as described in the figure and table below:




Figure 7: J1 general purpose inputs and outputs




Figure 8: J2 general purpose inputs and outputs




Figure 9: Level shifter

Board reference (J1)	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
1	rout[0]	AH26	3.3-V LVTTTL	Pin 1 of this header is the positive signal and pin 2 in the negative signal of this LVDS. The differential pair is converted to a single input on the FPGA
2				
3	rout[1]	AK28	3.3-V LVTTTL	Pin 3 of this header is the positive signal and pin 4 in the negative signal of this LVDS. The differential pair is converted to a single input on the FPGA
4				
5	din[0]	AK27	3.3-V LVTTTL	Pin 5 of this header is the positive signal and pin 6 in the negative signal of this LVDS. The differential pair is converted to a single output on the FPGA
6				
7	din[1]	AM26	3.3-V LVTTTL	Pin 7 of this header is the positive signal and pin 8 in the negative signal of this LVDS. The differential pair is converted to a single output on the FPGA
8				
9	io_out[0]	AF26	3.3-V LVTTTL	Optically isolated outputs
10	io_out[1]	AE26	3.3-V LVTTTL	Optically isolated outputs
11	io_out[2]	AD26	3.3-V LVTTTL	Optically isolated outputs
12	io_out[3]	AC26	3.3-V LVTTTL	Optically isolated outputs
13	io_in[0]	Y24	3.3-V LVTTTL	Optically isolated inputs
14	io_in[1]	U25	3.3-V LVTTTL	Optically isolated inputs
15	io_in[2]	U26	3.3-V LVTTTL	Optically isolated inputs
16	io_in[3]	Y25	3.3-V LVTTTL	Optically isolated inputs
17	OptoCoupled GND	-	-	Ground signal for opto-isolated signals on this connector
18	GND	-	-	Reference ground signal - Board GND
19	gpio_vt[0]	AM11	TTL	General Purpose IO
20	gpio_vt[1]	AL11	TTL	
21	gpio_vt[2]	AM10	TTL	
22	gpio_vt[3]	AL10	TTL	
23	gpio[0]	AA30	3.3-V LVTTTL	
24	gpio[1]	AE28	3.3-V LVTTTL	
25	gpio[2]	AD28	3.3-V LVTTTL	
26	gpio[3]	AB27	3.3-V LVTTTL	

Table 3: General purpose Input / output pin assignments, signal name and functions for J1

Board reference (J2)	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
1	rout[2]	AJ27	3.3-V LVTTTL	Pin 1 of this header is the positive signal and pin 2 in the negative signal of this LVDS. The differential pair is converted to a single input on the FPGA
2				
3	rout[3]	AK26	3.3-V LVTTTL	Pin 3 of this header is the positive signal and pin 4 in the negative signal of this LVDS. The differential pair is converted to a single input on the FPGA
4				
5	din[2]	AL26	3.3-V LVTTTL	Pin 5 of this header is the positive signal and pin 6 in the negative signal of this LVDS. The differential pair is converted to a single output on the FPGA
6				
7	din[3]	AM25	3.3-V LVTTTL	Pin 7 of this header is the positive signal and pin 8 in the negative signal of this LVDS. The differential pair is converted to a single output on the FPGA
8				
9	io_out[4]	AF25	3.3-V LVTTTL	Optically isolated outputs
10	io_out[5]	AE25	3.3-V LVTTTL	Optically isolated outputs
11	io_out[6]	AH25	3.3-V LVTTTL	Optically isolated outputs
12	io_out[7]	AG25	3.3-V LVTTTL	Optically isolated outputs
13	io_in[4]	W25	3.3-V LVTTTL	Optically isolated inputs
14	io_in[5]	V25	3.3-V LVTTTL	Optically isolated inputs
15	io_in[6]	AA27	3.3-V LVTTTL	Optically isolated inputs
16	io_in[7]	Y26	3.3-V LVTTTL	Optically isolated inputs
17	OptoCoupled GND	-	-	Ground signal for opto-isolated signals on this connector
18	GND	-	-	Reference ground signal - Board GND
19	gpio_vt[4]	AP9	TTL	General Purpose IO
20	gpio_vt[5]	AN9	TTL	
21	gpio_vt[6]	AP10	TTL	
22	gpio_vt[7]	AN10	TTL	
23	gpio[4]	AA28	3.3-V LVTTTL	
24	gpio[5]	AH27	3.3-V LVTTTL	
25	gpio[6]	AG27	3.3-V LVTTTL	
26	gpio[7]	AJ26	3.3-V LVTTTL	

Table 4: General purpose Input / output pin assignments, signal name and functions for J2

The “diff_en[0]” signal coming from the FPGA (pin AL25), enables (when set to logic 1) data transfer from pins 1 - 4 on the GPIO header, to pins AH26 and AK28 on the FPGA. This signal also enables data transfer from pins AK27 and AM26 on the FPGA to pins 5 – 8 on the GPIO header. The “diff_en[1]” signal coming from the FPGA (pin AP32), enables (when set to logic 1) data transfer from pins 1 - 4 on the GPIO header, to pins AJ27 and AK26 on the FPGA. This signal also enables data transfer from pins AL26 and AM25 on the FPGA to pins 5 – 8 on the GPIO header.

4.8.2 General purpose LEDs

On the *Komodo CXP* there are four user-define LEDs, all are green light and active low.

Board reference	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
D1	led[0]	AC32	3.3 V LVTTTL	User-defined LEDs. Driving logic 0 on the I/O port turns the LED on; driving high-z on the I/O turns the LED off
D2	led[1]	AF29	3.3 V LVTTTL	
D3	led[2]	AG30	3.3 V LVTTTL	
D4	led[3]	AB29	3.3 V LVTTTL	

Table 5: General purpose LEDs pin assignments, signal name and functions




Figure 10: General purpose LED's location

4.9 PCI Express (Gen 3.0)

The *Komodo CXP* is designed to fit entirely into a PC motherboard with a ×8 PCI Express slot that can accommodate a full height long form factor add-in card.

The PCI Express edge connector has a connection speed of 2.5 Gbps/lane for a maximum of 20 Gbps full-duplex (Gen1) or 5.0 Gbps/lane for a maximum of 40 Gbps full-duplex (Gen2) or 8.0 Gbps/lane for a maximum of 64 Gbps full-duplex (Gen3).

The power for the board can be sourced entirely from the PCI Express edge connector when installed into a PC motherboard.

The PCIe reference clock is a 100 MHz differential input that is driven from the PC motherboard on to this board through the edge connector. This clock is connected directly to an Arria V GZ refclk input pin pair using DC coupling. This clock is terminated on the motherboard and therefore, no on-board termination is required.

JTAG signals (TCK, TDI, TDO and TMS) of the PCIe connector are not connected to the FPGA.

Board reference (J17)	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
A1	pcie_prsntn1n	-	3.3-V LVTTTL	Hot plug presence detect
B17	pcie_prsntn1n_x1	-	3.3-V LVTTTL	Hot plug presence detect
B31	pcie_prsntn1n_x4	-	3.3-V LVTTTL	Hot plug presence detect
B48	pcie_prsntn1n_x8	-	3.3-V LVTTTL	Hot plug presence detect
A5	pcie_jtag_tck	-	3.3-V LVTTTL	JTAG chain clock
A6	pcie_jtag_tdi	-	3.3-V LVTTTL	JTAG chain data in
A7	pcie_jtag_tdo	-	3.3-V LVTTTL	JTAG chain data out
A8	pcie_jtag_tms	-	3.3-V LVTTTL	JTAG chain mode select
A13	pcie_refclk_p	U28	HCSL	Motherboard reference clock (P)
A14	pcie_refclk_n	U29	HCSL	Motherboard reference clock (N)
A11	pcie_perstn	W26	3.3-V LVTTTL	Reset
B11	pcie_waken	W24	3.3-V LVTTTL	Wake signal
B6	pcie_smbdat	V24	3.3-V LVTTTL	SMB data
B5	pcie_smbclk	AA24	3.3-V LVTTTL	SMB clock
A16	pcie_tx_p[0]	AK31	1.5-V PCML	Transmit bus
A17	pcie_tx_n[0]	AK32	1.5-V PCML	
A21	pcie_tx_p[1]	AH31	1.5-V PCML	
A22	pcie_tx_n[1]	AH32	1.5-V PCML	
A25	pcie_tx_p[2]	AF31	1.5-V PCML	
A26	pcie_tx_n[2]	AF32	1.5-V PCML	
A29	pcie_tx_p[3]	AD31	1.5-V PCML	
A30	pcie_tx_n[3]	AD32	1.5-V PCML	
A35	pcie_tx_p[4]	Y31	1.5-V PCML	
A36	pcie_tx_n[4]	Y32	1.5-V PCML	

A39	pcie_tx_p[5]	V31	1.5-V PCML	Receive bus
A40	pcie_tx_n[5]	V32	1.5-V PCML	
A43	pcie_tx_p[6]	T31	1.5-V PCML	
A44	pcie_tx_n[6]	T32	1.5-V PCML	
A47	pcie_tx_p[7]	P31	1.5-V PCML	
A48	pcie_tx_n[7]	P32	1.5-V PCML	
B14	pcie_rx_p[0]	AL33	1.5-V PCML	
B15	pcie_rx_n[0]	AL34	1.5-V PCML	
B19	pcie_rx_p[1]	AJ33	1.5-V PCML	
B20	pcie_rx_n[1]	AJ34	1.5-V PCML	
B23	pcie_rx_p[2]	AG33	1.5-V PCML	
B24	pcie_rx_n[2]	AG34	1.5-V PCML	
B27	pcie_rx_p[3]	AE33	1.5-V PCML	
B28	pcie_rx_n[3]	AE34	1.5-V PCML	
B33	pcie_rx_p[4]	AA33	1.5-V PCML	
B34	pcie_rx_n[4]	AA34	1.5-V PCML	
B37	pcie_rx_p[5]	W33	1.5-V PCML	
B38	pcie_rx_n[5]	W34	1.5-V PCML	
B41	pcie_rx_p[6]	U33	1.5-V PCML	
B42	pcie_rx_n[6]	U34	1.5-V PCML	
B45	pcie_rx_p[7]	R33	1.5-V PCML	
B46	pcie_rx_n[7]	R34	1.5-V PCML	

Table 6: PCIe pin assignments, signal name and functions

4.10 Memory

On the *Komodo CXP* there are 2 memory interfaces, this section describes those interfaces and also signal names, types, and connectivity relative to the Arria V GZ. The starter board has the following memory interfaces:

- 16Gb DDR3 on-board SDRAM with 64bit data width, 1066 rate compatible.
- Up to 128Gb DDR3 SODIMM with 64bit data width, 1066 rate compatible (J11).

If any, or both, of those memories are used, the RZQ signal must be connected to the DDR3 control IP. If only the on-board DDR3 memory is used, this signal should be connected to the DDR3 IP that controls this memory, as shown in the following figure:




Figure 11: RZQ connection when only the on-board memory is used

If only the SODIMM DDR3 memory is used, this signal should be connected to the DDR3 IP that controls this memory, as shown in the following figure:




Figure 12: RZQ connection when only the SODIMM memory is used

If both memories are used, the RZQ signal must be connected to both of the DDR3 controller. Both controllers must have “sharing” enabled. One controller must be configured as master, this is done by selecting “Master” in the “PHY Settings” tap, under “Advanced PHY Settings”, in the “OCT sharing mode” selection. The other DDR3 controller must be configured as a slave (the same way as the first one was configured as a master, but the “OCT sharing mode” should be “Slave”). The RZQ signal is connected to the master DDR3 controller and the through it also connected to the slave DDR3 controller, as shown in the following figure:




Figure 13: RZQ connection when both memories are used

4.10.1 On-Board 16Gb DDR3

The *Komodo CXP* supports four, 32Mx16x8 bank, DDR3 SDRAM interface for very high-speed sequential memory access. The 64-bit data bus consists of four x16 devices with a single address or command bus. This interface support rates of up to 1066 MT/s. This interface connects to the vertical I/O banks on the top edge of the FPGA.

The four x16 devices share some of the control signals, in the following table and figure those signals are shown:




Figure 14: On-board DDR3 signal connections

Board reference	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
Common control signals to all four on-board SDRAMs				
N3	ddr3_2_a[0]	AC14	1.35-V SSTL	Address bus
P7	ddr3_2_a[1]	AD15	1.35-V SSTL	
P3	ddr3_2_a[2]	W21	1.35-V SSTL	
N2	ddr3_2_a[3]	AG12	1.35-V SSTL	
P8	ddr3_2_a[4]	AN21	1.35-V SSTL	
P2	ddr3_2_a[5]	U22	1.35-V SSTL	
R8	ddr3_2_a[6]	AC15	1.35-V SSTL	
R2	ddr3_2_a[7]	AF15	1.35-V SSTL	
T8	ddr3_2_a[8]	AF12	1.35-V SSTL	
R3	ddr3_2_a[9]	AB12	1.35-V SSTL	
L7	ddr3_2_a[10]	AG13	1.35-V SSTL	
R7	ddr3_2_a[11]	AN18	1.35-V SSTL	
N7	ddr3_2_a[12]	AF11	1.35-V SSTL	
T3	ddr3_2_a[13]	AF14	1.35-V SSTL	
T7	ddr3_2_a[14]	AJ12	1.35-V SSTL	
M7	ddr3_2_a[15]	AH14	1.35-V SSTL	
M2	ddr3_2_ba[0]	AE23	1.35-V SSTL	Bank address bus
N8	ddr3_2_ba[1]	AH13	1.35-V SSTL	

M3	ddr3_2_ba[2]	AA15	1.35-V SSTL	
K9	ddr3_2_cke	W19	1.35-V SSTL	Clock enable
J7	ddr3_2_clk_p	AE14	Differential 1.35-V SSTL	Differential clock input
K7	ddr3_2_clk_n	AE13	Differential 1.35-V SSTL	
L2	ddr3_2_csn	AH15	1.35-V SSTL	Chip select
L3	ddr3_2_wen	AD14	1.35-V SSTL	Write enable
J3	ddr3_2_rasn	AB15	1.35-V SSTL	Row address select
K3	ddr3_2_casn	AA12	1.35-V SSTL	Column address select
T2	ddr3_2_resetn	AM13	1.35-V SSTL	reset
K1	ddr3_2_odt	AH12	1.35-V SSTL	On-die termination input
DDR3 x16 (U14)				
E7	ddr3_2_dm[7]	AC17	1.35-V SSTL	Write mask byte lane 0
D3	ddr3_2_dm[4]	AJ15	1.35-V SSTL	Write mask byte lane 1
C3	ddr3_2_dq[32]	AK16	1.35-V SSTL	Data bus
D7	ddr3_2_dq[33]	AP16	1.35-V SSTL	
A2	ddr3_2_dq[34]	AH17	1.35-V SSTL	
C8	ddr3_2_dq[35]	AN16	1.35-V SSTL	
B8	ddr3_2_dq[36]	AP15	1.35-V SSTL	
A3	ddr3_2_dq[37]	AK15	1.35-V SSTL	
C2	ddr3_2_dq[38]	AJ17	1.35-V SSTL	
A7	ddr3_2_dq[39]	AN15	1.35-V SSTL	
H3	ddr3_2_dq[56]	AD16	1.35-V SSTL	
F2	ddr3_2_dq[57]	W15	1.35-V SSTL	
G2	ddr3_2_dq[58]	W16	1.35-V SSTL	
F7	ddr3_2_dq[59]	AG16	1.35-V SSTL	
H8	ddr3_2_dq[60]	W17	1.35-V SSTL	
F8	ddr3_2_dq[61]	Y16	1.35-V SSTL	
H7	ddr3_2_dq[62]	AG15	1.35-V SSTL	
E3	ddr3_2_dq[63]	AD17	1.35-V SSTL	
F3	ddr3_2_dqs_p[7]	AF16	Differential 1.35-V SSTL	Data strobe P byte lane 0
G3	ddr3_2_dqs_n[7]	AF17	Differential 1.35-V SSTL	Data strobe N byte lane 0
C7	ddr3_2_dqs_p[4]	AM16	Differential 1.35-V SSTL	Data strobe P byte lane 1
B7	ddr3_2_dqs_n[4]	AL16	Differential 1.35-V SSTL	Data strobe N byte lane 1
DDR3 x16 (U18)				
E7	ddr3_2_dm[2]	AL19	1.35-V SSTL	Write mask byte lane 0
D3	ddr3_2_dm[5]	AN22	1.35-V SSTL	Write mask byte lane 1
E3	ddr3_2_dq[16]	AL17	1.35-V SSTL	Data bus
H3	ddr3_2_dq[17]	AM17	1.35-V SSTL	
H8	ddr3_2_dq[18]	AK19	1.35-V SSTL	
F7	ddr3_2_dq[19]	AP18	1.35-V SSTL	
F8	ddr3_2_dq[20]	AG19	1.35-V SSTL	
F2	ddr3_2_dq[21]	AH18	1.35-V SSTL	
H7	ddr3_2_dq[22]	AM18	1.35-V SSTL	
G2	ddr3_2_dq[23]	AJ18	1.35-V SSTL	
C2	ddr3_2_dq[40]	AK22	1.35-V SSTL	
A7	ddr3_2_dq[41]	AL22	1.35-V SSTL	

C8	ddr3_2_dq[42]	AM22	1.35-V SSTL		
C3	ddr3_2_dq[43]	AM20	1.35-V SSTL		
D7	ddr3_2_dq[44]	AP22	1.35-V SSTL		
A3	ddr3_2_dq[45]	AM19	1.35-V SSTL		
A2	ddr3_2_dq[46]	AK21	1.35-V SSTL		
B8	ddr3_2_dq[47]	AP21	1.35-V SSTL		
F3	ddr3_2_dqs_p[2]	AK17	Differential 1.35-V SSTL	Data strobe P byte lane 0	
G3	ddr3_2_dqs_n[2]	AK18	Differential 1.35-V SSTL	Data strobe N byte lane 0	
C7	ddr3_2_dqs_p[5]	AN19	Differential 1.35-V SSTL	Data strobe P byte lane 1	
B7	ddr3_2_dqs_n[5]	AP19	Differential 1.35-V SSTL	Data strobe N byte lane 1	
DDR3 x16 (U22)					
E7	ddr3_2_dm[3]	Y17	1.35-V SSTL	Write mask byte lane 0	
D3	ddr3_2_dm[0]	AH22	1.35-V SSTL	Write mask byte lane 1	
B8	ddr3_2_dq[0]	AF23	1.35-V SSTL	Data bus	
A3	ddr3_2_dq[1]	AJ21	1.35-V SSTL		
C3	ddr3_2_dq[2]	AH20	1.35-V SSTL		
A7	ddr3_2_dq[3]	AG22	1.35-V SSTL		
C8	ddr3_2_dq[4]	AF22	1.35-V SSTL		
C2	ddr3_2_dq[5]	AK20	1.35-V SSTL		
A2	ddr3_2_dq[6]	AJ20	1.35-V SSTL		
D7	ddr3_2_dq[7]	AH23	1.35-V SSTL		
G2	ddr3_2_dq[24]	AF18	1.35-V SSTL		
H8	ddr3_2_dq[25]	W18	1.35-V SSTL		
E3	ddr3_2_dq[26]	AF19	1.35-V SSTL		
F2	ddr3_2_dq[27]	AG18	1.35-V SSTL		
F7	ddr3_2_dq[28]	AA18	1.35-V SSTL		
H7	ddr3_2_dq[29]	Y18	1.35-V SSTL		
H3	ddr3_2_dq[30]	AE19	1.35-V SSTL		
F8	ddr3_2_dq[31]	Y19	1.35-V SSTL		
F3	ddr3_2_dqs_p[3]	AB18	Differential 1.35-V SSTL		Data strobe P byte lane 0
G3	ddr3_2_dqs_n[3]	AB19	Differential 1.35-V SSTL		Data strobe N byte lane 0
C7	ddr3_2_dqs_p[0]	AG21	Differential 1.35-V SSTL	Data strobe P byte lane 1	
B7	ddr3_2_dqs_n[0]	AH21	Differential 1.35-V SSTL	Data strobe N byte lane 1	
DDR3 x16 (U26)					
E7	ddr3_2_dm[1]	Y21	1.35-V SSTL	Write mask byte lane 0	
D3	ddr3_2_dm[6]	W22	1.35-V SSTL	Write mask byte lane 1	
F8	ddr3_2_dq[8]	W20	1.35-V SSTL	Data bus	
H3	ddr3_2_dq[9]	AE20	1.35-V SSTL		
H8	ddr3_2_dq[10]	AA20	1.35-V SSTL		
H7	ddr3_2_dq[11]	AB20	1.35-V SSTL		
F2	ddr3_2_dq[12]	AF21	1.35-V SSTL		
F7	ddr3_2_dq[13]	AA21	1.35-V SSTL		
E3	ddr3_2_dq[14]	AD20	1.35-V SSTL		
G2	ddr3_2_dq[15]	AF20	1.35-V SSTL		
A2	ddr3_2_dq[48]	AD22	1.35-V SSTL		
C2	ddr3_2_dq[49]	AE22	1.35-V SSTL		
A3	ddr3_2_dq[50]	AC23	1.35-V SSTL		

C8	ddr3_2_dq[51]	Y23	1.35-V SSTL	
B8	ddr3_2_dq[52]	V22	1.35-V SSTL	
C3	ddr3_2_dq[53]	AD23	1.35-V SSTL	
D7	ddr3_2_dq[54]	Y22	1.35-V SSTL	
A7	ddr3_2_dq[55]	AA22	1.35-V SSTL	
F3	ddr3_2_dqs_p[1]	AC20	Differential 1.35-V SSTL	Data strobe P byte lane 0
G3	ddr3_2_dqs_n[1]	AC21	Differential 1.35-V SSTL	Data strobe N byte lane 0
C7	ddr3_2_dqs_p[6]	AB21	Differential 1.35-V SSTL	Data strobe P byte lane 1
B7	ddr3_2_dqs_n[6]	AB22	Differential 1.35-V SSTL	Data strobe N byte lane 1

Table 7: On board SDRAM pin assignments, signal name and functions

For more information about the on board SDRAM (MT41K256M16HA-125E) refer to the [MICRON DDR3L SDRAM datasheet](#).

4.10.2 Optional SODIMM (up to 128Gb)

The *Komodo CXP* can support up to 128Gb, DDR3 SDRAM interfaces over SODIMM interface for very high-speed sequential memory access. The 64-bit data bus can consist of several x16 devices with a single address or command bus. This interface support rates of up to 1066 MT/s. This interface connects to the vertical I/O banks on the top edge of the FPGA.

Board reference (J11)	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
98	ddr3_1_a[0]	J29	1.35-V SSTL	Address bus
97	ddr3_1_a[1]	P11	1.35-V SSTL	
96	ddr3_1_a[2]	J21	1.35-V SSTL	
95	ddr3_1_a[3]	E13	1.35-V SSTL	
92	ddr3_1_a[4]	K21	1.35-V SSTL	
91	ddr3_1_a[5]	G20	1.35-V SSTL	
90	ddr3_1_a[6]	M12	1.35-V SSTL	
86	ddr3_1_a[7]	N26	1.35-V SSTL	
89	ddr3_1_a[8]	L28	1.35-V SSTL	
85	ddr3_1_a[9]	J20	1.35-V SSTL	
107	ddr3_1_a[10]	F15	1.35-V SSTL	
84	ddr3_1_a[11]	N13	1.35-V SSTL	
83	ddr3_1_a[12]	G21	1.35-V SSTL	
119	ddr3_1_a[13]	E14	1.35-V SSTL	
80	ddr3_1_a[14]	L11	1.35-V SSTL	
78	ddr3_1_a[15]	C23	1.35-V SSTL	Bank address bus
109	ddr3_1_ba[0]	F21	1.35-V SSTL	
108	ddr3_1_ba[1]	F14	1.35-V SSTL	
79	ddr3_1_ba[2]	D16	1.35-V SSTL	Clock enable 0
73	ddr3_1_cke[0]	H23	1.35-V SSTL	
74	ddr3_1_cke[1]	N11	1.35-V SSTL	Clock enable 1
101	ddr3_1_clk_p[0]	E21	Differential 1.35-V SSTL	Differential clock input 0
103	ddr3_1_clk_n[0]	D21	Differential 1.35-V SSTL	

102	ddr3_1_clk_p[1]	F20	Differential 1.35-V SSTL	Differential clock input 1
104	ddr3_1_clk_n[1]	E20	Differential 1.35-V SSTL	
114	ddr3_1_csn[0]	G15	1.35-V SSTL	Chip select 0
121	ddr3_1_csn[1]	B20	1.35-V SSTL	Chip select 1
113	ddr3_1_wen	D13	1.35-V SSTL	Write enable
110	ddr3_1_rasn	H20	1.35-V SSTL	Row address select
115	ddr3_1_casn	C28	1.35-V SSTL	Column address select
30	ddr3_1_resetsn	C33	1.35-V SSTL	reset
116	ddr3_1_odt[0]	J22	1.35-V SSTL	On-die termination input 0
120	ddr3_1_odt[1]	N12	1.35-V SSTL	On-die termination input 1
170	ddr3_1_dm[0]	K28	1.35-V SSTL	Write mask byte 0
11	ddr3_1_dm[1]	F18	1.35-V SSTL	Write mask byte 1
187	ddr3_1_dm[2]	P25	1.35-V SSTL	Write mask byte 2
28	ddr3_1_dm[3]	F23	1.35-V SSTL	Write mask byte 3
153	ddr3_1_dm[4]	E27	1.35-V SSTL	Write mask byte 4
46	ddr3_1_dm[5]	D19	1.35-V SSTL	Write mask byte 5
63	ddr3_1_dm[6]	D22	1.35-V SSTL	Write mask byte 6
136	ddr3_1_dm[7]	F27	1.35-V SSTL	Write mask byte 7
177	ddr3_1_dq[0]	J27	1.35-V SSTL	Data bus
163	ddr3_1_dq[1]	L27	1.35-V SSTL	
176	ddr3_1_dq[2]	M27	1.35-V SSTL	
165	ddr3_1_dq[3]	K27	1.35-V SSTL	
174	ddr3_1_dq[4]	L29	1.35-V SSTL	
166	ddr3_1_dq[5]	H25	1.35-V SSTL	
164	ddr3_1_dq[6]	G25	1.35-V SSTL	
175	ddr3_1_dq[7]	J28	1.35-V SSTL	
5	ddr3_1_dq[8]	J18	1.35-V SSTL	
7	ddr3_1_dq[9]	J16	1.35-V SSTL	
17	ddr3_1_dq[10]	F17	1.35-V SSTL	
16	ddr3_1_dq[11]	E17	1.35-V SSTL	
4	ddr3_1_dq[12]	K16	1.35-V SSTL	
15	ddr3_1_dq[13]	G17	1.35-V SSTL	
6	ddr3_1_dq[14]	H17	1.35-V SSTL	
18	ddr3_1_dq[15]	E18	1.35-V SSTL	
194	ddr3_1_dq[16]	M26	1.35-V SSTL	
183	ddr3_1_dq[17]	L26	1.35-V SSTL	
182	ddr3_1_dq[18]	K24	1.35-V SSTL	
191	ddr3_1_dq[19]	P26	1.35-V SSTL	
193	ddr3_1_dq[20]	L24	1.35-V SSTL	
180	ddr3_1_dq[21]	J24	1.35-V SSTL	
181	ddr3_1_dq[22]	K25	1.35-V SSTL	
192	ddr3_1_dq[23]	L25	1.35-V SSTL	
23	ddr3_1_dq[24]	L22	1.35-V SSTL	
33	ddr3_1_dq[25]	H22	1.35-V SSTL	
35	ddr3_1_dq[26]	G22	1.35-V SSTL	
22	ddr3_1_dq[27]	M23	1.35-V SSTL	
34	ddr3_1_dq[28]	E22	1.35-V SSTL	

24	ddr3_1_dq[29]	M22	1.35-V SSTL	
21	ddr3_1_dq[30]	M24	1.35-V SSTL	
36	ddr3_1_dq[31]	G23	1.35-V SSTL	
158	ddr3_1_dq[32]	B28	1.35-V SSTL	
147	ddr3_1_dq[33]	A26	1.35-V SSTL	
148	ddr3_1_dq[34]	A25	1.35-V SSTL	
157	ddr3_1_dq[35]	D28	1.35-V SSTL	
149	ddr3_1_dq[36]	A28	1.35-V SSTL	
160	ddr3_1_dq[37]	B25	1.35-V SSTL	
159	ddr3_1_dq[38]	D27	1.35-V SSTL	
146	ddr3_1_dq[39]	C25	1.35-V SSTL	
40	ddr3_1_dq[40]	A16	1.35-V SSTL	
50	ddr3_1_dq[41]	A20	1.35-V SSTL	
41	ddr3_1_dq[42]	A17	1.35-V SSTL	
39	ddr3_1_dq[43]	B17	1.35-V SSTL	
52	ddr3_1_dq[44]	A19	1.35-V SSTL	
53	ddr3_1_dq[45]	B19	1.35-V SSTL	
51	ddr3_1_dq[46]	C19	1.35-V SSTL	
42	ddr3_1_dq[47]	C17	1.35-V SSTL	
69	ddr3_1_dq[48]	C22	1.35-V SSTL	
67	ddr3_1_dq[49]	A21	1.35-V SSTL	
59	ddr3_1_dq[50]	C21	1.35-V SSTL	
68	ddr3_1_dq[51]	D24	1.35-V SSTL	
56	ddr3_1_dq[52]	A22	1.35-V SSTL	
58	ddr3_1_dq[53]	B22	1.35-V SSTL	
57	ddr3_1_dq[54]	E23	1.35-V SSTL	
70	ddr3_1_dq[55]	E24	1.35-V SSTL	
141	ddr3_1_dq[56]	E26	1.35-V SSTL	
143	ddr3_1_dq[57]	F26	1.35-V SSTL	
129	ddr3_1_dq[58]	H28	1.35-V SSTL	
142	ddr3_1_dq[59]	E28	1.35-V SSTL	
132	ddr3_1_dq[60]	G24	1.35-V SSTL	
140	ddr3_1_dq[61]	H29	1.35-V SSTL	
131	ddr3_1_dq[62]	G28	1.35-V SSTL	
130	ddr3_1_dq[63]	F24	1.35-V SSTL	
171	ddr3_1_dqs_p[0]	G26	Differential 1.35-V SSTL	Data strobe P byte 0
169	ddr3_1_dqs_n[0]	G27	Differential 1.35-V SSTL	Data strobe N byte 0
12	ddr3_1_dqs_p[1]	H19	Differential 1.35-V SSTL	Data strobe P byte 1
10	ddr3_1_dqs_n[1]	G19	Differential 1.35-V SSTL	Data strobe N byte 1
188	ddr3_1_dqs_p[2]	J25	Differential 1.35-V SSTL	Data strobe P byte 2
186	ddr3_1_dqs_n[2]	J26	Differential 1.35-V SSTL	Data strobe N byte 2
29	ddr3_1_dqs_p[3]	L23	Differential 1.35-V SSTL	Data strobe P byte 3
27	ddr3_1_dqs_n[3]	K22	Differential 1.35-V SSTL	Data strobe N byte 3
154	ddr3_1_dqs_p[4]	B26	Differential 1.35-V SSTL	Data strobe P byte 4
152	ddr3_1_dqs_n[4]	C27	Differential 1.35-V SSTL	Data strobe N byte 4
47	ddr3_1_dqs_p[5]	D18	Differential 1.35-V SSTL	Data strobe P byte 5
45	ddr3_1_dqs_n[5]	E19	Differential 1.35-V SSTL	Data strobe N byte 5

64	ddr3_1_dqs_p[6]	B23	Differential 1.35-V SSTL	Data strobe P byte 6
62	ddr3_1_dqs_n[6]	A23	Differential 1.35-V SSTL	Data strobe N byte 6
137	ddr3_1_dqs_p[7]	E25	Differential 1.35-V SSTL	Data strobe P byte 7
135	ddr3_1_dqs_n[7]	D25	Differential 1.35-V SSTL	Data strobe N byte 7
202	sodimm_scl	AC24	3.3-V LVTTTL	Clock connection for SODIMM
200	sodimm_sda	AD24	3.3-V LVTTTL	Data connection for SODIMM

Table 8: SODIMM pin assignments, signal name and functions

4.11 CoaXPress interface

The *Komodo CXP* has up to 8 DIN connectors for the CoaXPress interface. Through each DIN connector high speed data can be transmitted or received at rates of up to 6.25 Gbps and low speed data can be received or transmitted at rates of up to 20 Mbps, depending on the configurations of the *Komodo CXP* board, please see section 7 for different assembly options. Please see the

Signal Name	Arria V GZ Pin Number	I/O Standard	Description
CoaXPress CH0 connector			
lf[0]	AC6	3.3-V LVTTTL	Low speed data out
cxp_on[0]	AN7	2.5V	PoCXP enable (active low)
pwr[0]	AN24	3.3-V LVTTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[0]	T25	3.3-V LVTTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[0]	W2	1.5V PCML	High Speed Data In, positive
	W1	1.5V PCML	High Speed Data In, negative
CoaXPress CH1 connector			
lf[1]	AD6	3.3-V LVTTTL	Low speed data out
cxp_on[1]	AP7	2.5V	PoCXP enable (active low)
pwr[1]	AP24	3.3-V LVTTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[1]	R26	3.3-V LVTTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[0]	R2	1.5V PCML	High Speed Data In, positive
	R1	1.5V PCML	High Speed Data In, negative
CoaXPress CH2 connector			
lf[2]	AF6	3.3-V LVTTTL	Low speed data out
cxp_on[2]	AK8	2.5V	PoCXP enable (active low)
pwr[2]	AN25	3.3-V	If PoCXP is enabled, this signal indicates that the

		LVTTL	output voltage has reached 90% of the full 24V
cxp_flagb[2]	N23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[2]	N2	1.5V PCML	High Speed Data In, positive
	N1	1.5V PCML	High Speed Data In, negative
CoaXPress CH3 connector			
lf[3]	AG6	3.3-V LVTTL	Low speed data out
cxp_on[3]	AL8	2.5V	PoCXP enable (active low)
pwr[3]	AP25	3.3-V LVTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[3]	N24	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[3]	L2	1.5V PCML	High Speed Data In, positive
	L1	1.5V PCML	High Speed Data In, negative
CoaXPress CH4 connector (*)			
lf[4]	AD8	3.3-V LVTTL	Low speed data in \ out
cxp_on[4]	AP6	2.5V	PoCXP enable (active low)
pwr[4]	AM23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[4]	T23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[4]	AC2	1.5V PCML	High Speed Data In, positive
	AC1	1.5V PCML	High Speed Data In, negative
SDIp[4]	AB4	1.5V PCML	High Speed Data Out, positive
	AB3	1.5V PCML	High Speed Data Out, negative
CoaXPress CH5 connector (*)			
lf[5]	AD7	3.3-V LVTTL	Low speed data in \ out
cxp_on[5]	AN6	2.5V	PoCXP enable (active low)
pwr[5]	AL23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[5]	R24	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[5]	AE2	1.5V PCML	High Speed Data In, positive
	AE1	1.5V PCML	High Speed Data In, negative
SDIp[5]	AD4	1.5V PCML	High Speed Data Out, positive
	AD3	1.5V PCML	High Speed Data Out, negative
CoaXPress CH6 connector (*)			
lf[6]	AG7	3.3-V LVTTL	Low speed data in \ out
cxp_on[6]	AM5	2.5V	PoCXP enable (active low)

pwrgr[6]	AK23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[6]	V23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[6]	AG2	1.5V PCML	High Speed Data In, positive
	AG1	1.5V PCML	High Speed Data In, negative
SDIp[6]	AF4	1.5V PCML	High Speed Data Out, positive
	AF3	1.5V PCML	High Speed Data Out, negative
CoaXPress CH7 connector (*)			
lf[7]	AF7	3.3-V LVTTL	Low speed data in \ out
cxp_on[7]	AC11	2.5V	PoCXP enable (active low)
pwrgr[7]	AJ23	3.3-V LVTTL	If PoCXP is enabled, this signal indicates that the output voltage has reached 90% of the full 24V
cxp_flagb[7]	U24	3.3-V LVTTL	If PoCXP is enabled, this signal indicates current limit or under voltage or over temperature state (of the over current protection load switch)
SDOp[7]	AL2	1.5V PCML	High Speed Data In, positive
	AL1	1.5V PCML	High Speed Data In, negative
SDIp[7]	AK4	1.5V PCML	High Speed Data Out, positive
	AK3	1.5V PCML	High Speed Data Out, negative

Table 9: CoaXPress connector pin assignments, signal name and functions

(*) The connection can be either high speed Tx or Rx or disconnected, depending on the configurations of the *Komodo CXP* board, please see section 7 for different assembly options.

The first 4 channels (links) are always set to Rx, the other 4 channels can either be Rx, Tx or disassembled. The direction of the low speed data is **out** if the channel is Rx and **in** if the channel is Tx. The high speed data connection is SDO for Rx and SDI for Tx. The *cxp_on*, *pwrgr* and *cxp_flag_b* signals are valid (used) only if the channel is set to be Rx. All the directions written in the table are according to the FPGA.

The following figure describes the Rx connection of the equalizer to the DIN connector.




Figure 15: Rx channel connection to the equalizer

The following figure describes the Tx connection of the driver to the DIN connector.




Figure 16: Tx channel connection to the driver

Near each DIN connector (on the dedicated daughter board, above the DIN connectors) there is a dual-color LED intended for showing the CoaXPress status of each link:

Board reference	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
D1	led_g[0]	AF9	2.5 V (Open drain)	User-defined LEDs placed over the DIN connector on a daughter board (intended for showing the CoaXPress status). Driving logic 0 on the I/O port turns the LED on; driving high-z on the I/O turns the LED off
	led_r[0]	AA9	2.5 V (Open drain)	
D2	led_g[1]	AF10	2.5 V (Open drain)	
	led_r[1]	AB9	2.5 V (Open drain)	
D3	led_g[2]	AG10	2.5 V (Open drain)	
	led_r[2]	AG9	2.5 V (Open drain)	
D4	led_g[3]	AH10	2.5 V (Open drain)	
	led_r[3]	AH9	2.5 V (Open drain)	
D5	led_g[4]	AH8	2.5 V (Open drain)	
	led_r[4]	Y9	2.5 V (Open drain)	
D6	led_g[5]	AJ8	2.5 V (Open drain)	
	led_r[5]	AA8	2.5 V (Open drain)	
D7	led_g[6]	AE8	2.5 V (Open drain)	
	led_r[6]	AC9	2.5 V (Open drain)	
D8	led_g[7]	AF8	2.5 V (Open drain)	
	led_r[7]	AD9	2.5 V (Open drain)	

Table 10: CoaXPress LEDs pin assignments, signal name and functions




Figure 17: Dedicated CoaXPress LED's locations

4.12 Fan Control (J6)

The fan that is connected to the heat-sink above the FPGA can be controlled with a dedicated I/O, as described in the following table:

Board reference (J6)	Signal Name	Arria V GZ Pin Number	I/O Standard	Description
1	fan_ctrl	AG24	3.3-V LVTTL	User controlled fan output. Driving logic 1 on the I/O port turns the FAN on; driving logic 0 on the I/O turns the FAN off
3	fan_tacho	AF24	3.3-V LVTTL	Fan's tacho output, used for measuring the rotation speed of the fan

Table 11: Fan pin assignments, signal name and functions




Figure 18: Fan Connections

4.13 Authentication device (U55)

There is an authentication chip on the *Komodo CXP* for use with KAYA IP. If any KAYA IP is used this chip should be use (explanation regarding this connection can be found in the documentation of the IP itself). If unused this connection can be left dangling.

5.1 Mechanical dimensions

The *Komodo CXP* is a half-length, full-height, PCIe card according to PCI Express Card Electromechanical Specification, 109.81mm x 167.65mm.

The exact board mechanical dimensions are as defined in Figure 19.

For more detailed information please, contact KAYA Instruments representative.




Figure 19: PCB Mechanical Dimensions

5.2 Absolute maximum ratings

Specification	Values
3.3V power supply	-1.0V to +7.0V
12V power supply	-0.3V to 14V
Storage temperature	-55°C to 125°C
Operating ambient temperature	0°C to 50°C

Table 12: Absolute maximum ratings

6.1 Power Supply

The *Komodo CXP* board receives its power from the PCI express edge connector and external power supply directly from computer PSU using connector located on the right up side of the board (standard PC power connector). According to PCIe standard 3.0, the board might consume up to 10W of power, while actual power consumption depends on usage mode and interfaces. The input voltages must be in the range of $\pm 8\%$ of the nominal voltage. The DC voltage is stepped down to various power rails by the board components. In order to support PoCXP feature the boards is capable of supplying up to 13W of power per each CoaXPress link. The board can operate without the external power connector but to support the PoCXP this connector must be connected. Please pay careful attention not to draw more than the maximum Wattage from the power sources, as stated in the following table (see PCIe gen 3.0 specifications for more information):

Power Source	Voltage [V]	Current [A]	Maximum Wattage[W]
External power connector	12	4.34	104
25-W PCI Express edge connector (when connected to PCIe gen 2.0 slot)	3.3	3.0	9
	12.0	2.1	16
75-W PCI Express edge connector (when connected to PCIe gen 3.0 slot)	3.3	3.0	9
	12.0	5.5	66

Table 13: Power input

6.2 Maximum and minimum input voltages

The minimum and maximum input voltages that the *Komodo CXP* can endure are based on PCIe standard and shown in the table below.

Power Source [V]	Minimum Voltage [V]	Maximum Voltage [V]
3.3 from PCIe connector	3.04	3.56
12 from PCIe connector	11.04	12.96
12 from external power connector	11.04	12.96

Table 14: Maximum and minimum input voltages from PCIe

6.3 Power rails

The *Komodo CXP* converts the 12V and 3.3V inputs to several other voltages, as shown in the table below.

Power Rail Name		Input Voltage [V]	Maximum Current [A]
FPGA	Other Component		
VCCPGM, VCCIO3A, VCCIO3B, VCCPD3AB, VCCA_GXBL0, VCCA_GXBL1, VCCA_GXBR0,	-	3.0	3

VCCA_GXBR1			
VCCIO7A, VCCIO7B, VCCPD3CD, VCCPD4, VCCPD7, VCCPD8, VCCA_FPLL, VCC_AUX	-	2.5	3
VCCPT, VCCPGM, VCCH_GXBL0, VCCH_GXBL1, VCCH_GXBR0, VCCH_GXBR1, VCCD_FPLL	-	1.5	0.8
VCCIO3C, VCCIO3D, VCCIO4C, VCCIO4D, VCCIO7C, VCCIO7D, VCCIO8A, VCCIO8C, VCCIO8D	VDD, VDDQ (DDR3 SDRAM) VCC (DDR3 SODIMM)	1.35	8
VCCR_GXBL0, VCCR_GXBL1, VCCR_GXBR0, VCCR_GXBR1, VCCT_GXBL0, VCCT_GXBL1, VCCT_GXBR0, VCCT_GXBR1	-	1.0	0.8
VCC, VCCHIP_L, VCCHSSI_L, VCCHSSI_R	-	0.85	20

Table 15: Power rails on the Komodo CXP board

6.4 Electrical characteristics for board IO's:

Symbol	Parameter	Condition	Pin	MIN	Typ	MAX	Units
$ V_{OD} $	Differential Output Voltage	$R_L = 100 \Omega$	D _{OUT-} D _{OUT+}	250	350	450	mV
ΔV_{OD}	Change in Magnitude of V_{OD} for Complementary Output States				1	35	mV
V_{OS}	Offset Voltage			1.125	1.23	1.375	V
ΔV_{OS}	Change in Magnitude of V_{OS} for Complementary Output States				1	25	mV
I_{OS}	Output Short Circuit Current ⁽⁴⁾	ENABLED, $D_{IN} = V_{DD}$, $D_{OUT+} = 0 V$ or $D_{IN} = GND$, $D_{OUT-} = 0 V$			-5.8	-9.0	mA
I_{OSD}	Differential Output Short Circuit Current ⁽⁴⁾	ENABLED, $V_{OD} = 0 V$			-5.8	-9.0	mA
I_{OFF}	Power-off Leakage	$V_{OUT} = 0 V$ or $3.6 V$ $V_{DD} = 0 V$ or Open			-20	± 1	+20
I_{OZ}	Output TRI-STATE Current	$EN = 0 V$ and $EN = V_{DD}$ $V_{OUT} = 0 V$ or V_{DD}		-10	± 1	+10	μA

Table 16: LVDS Output DC specifications (Driver Outputs)

Symbol	Parameter	Condition	Pin	MIN	Typ	MAX	Units
V_{TH}	Differential Input High Threshold	$V_{CM} = 1.2\text{ V}, 0.05\text{ V}, 2.35\text{ V}$	R_{IN+} R_{IN-}		-15	35	mV
V_{TL}	Differential Input Low Threshold			-100	-15		mV
V_{CMR}	Common-Mode Voltage Range	$V_{ID} = 100\text{ mV}, V_{DD} = 3.3\text{ V}$		0.05		3	V
I_{IN}	Input Current	$V_{DD} = 3.6\text{ V}$ $V_{IN} = 0\text{ V}$ or 2.8 V		-12	± 4	+12	μA
		$V_{DD} = 0\text{ V}$ $V_{IN} = 0\text{ V}$ or 2.8 V or 3.6 V	-10	± 1	+10	μA	

Table 17: LVDS Input DC specifications (Receiver Inputs)

Symbol	Parameter	Test condition ^(*)	MIN	MAX	Units
V_{IH}	Input High Voltage	$V_{OUT} \geq V_{OH(min)}$ or $V_{OUT} \leq V_{OL(max)}$	2	$V_{DD}+0.3$	V
V_{IL}	Input Low Voltage		-0.3	0.8	V
I_{IN}	Input Current	$V_{IN} = 0\text{ V}$ or $V_{IN} = V_{DD}$		± 5	μA

^(*) $V_{DD} = 3.3\text{V}$, unless specified otherwise

Table 18: LVTTL input specifications

Symbol	Parameter	Test condition ^(*)	MIN	MAX	Units
V_{OH}	Output High Voltage	$V_{DD} = \text{min}, I_{OH} = -2\text{ mA}$	2.4		V
V_{OL}	Output Low Voltage	$V_{DD} = \text{min}, I_{OL} = 2\text{ mA}$		0.4	V

^(*) $V_{DD} = 3.3\text{V}$, unless specified otherwise

Table 19: LVTTL output specifications

Symbol	Parameter	Test condition ^(*)	MIN	MAX	Units
V_{IH}	Input High Voltage	$V_{OUT} \geq V_{OH(min)}$ or $V_{OUT} \leq V_{OL(max)}$	2	5	V
V_{IL}	Input Low Voltage		-0.3	0.8	V
I_{IN}	Input Current	$V_{IN} = 0\text{ V}$ or $V_{IN} = V_{DD}$		± 5	μA

^(*) $V_{DD} = 5\text{V}$, unless specified otherwise

Table 20: TTL input specifications

Symbol	Parameter	Test condition ^(*)	MIN	MAX	Units
V_{OH}	Output High Voltage	$V_{DD} = \text{min}, I_{OH} = -2\text{ mA}$	4		V
V_{OL}	Output Low Voltage	$V_{DD} = \text{min}, I_{OL} = 2\text{ mA}$		0.4	V

^(*) $V_{DD} = 5\text{V}$, unless specified otherwise

Table 21: TTL output specifications

6.5 Absolute maximum ratings for GPIO

Specification	Minimum voltage [V]	Maximum voltage [V]
LVDS	-0.3	3.6
Opto-isolated (in)	-6	60
Opto-isolated (out)	-7	70
TTL	-0.5	6
LVTTL	-0.5	3.9

Note: The maximum current that the Opto-isolated (out) IOs can support is 150mA

Table 22: Absolute maximum ratings for GPIO

7.1 Available Configurations

The *Komodo CXP* board is available in various configurations depending on the number of cameras you want to connect as a Host or Device Links.

Model	Host Links	Device Links
KY-FGK-080	8	0
KY-FGK-400	4	0
KY-FGK-440	4	4

Table 23 : Available Configurations

Link Number	KY-FGK-080	KY-FGK-400	KY-FGK-440
0	Rx	Rx	Rx
1	Rx	Rx	Rx
2	Rx	Rx	Rx
3	Rx	Rx	Rx
4	Rx	Not assembled	Tx
5	Rx	Not assembled	Tx
6	Rx	Not assembled	Tx
7	Rx	Not assembled	Tx

Table 24 : Link setup for each available configuration

The top level example design contains all the required project settings and an empty top level design for KOMODO CXP in Verilog and VHDL.

The top level design files can be found under `fpga_top_level` folder in software CD.

The reference design demonstrates the basic operation of all the board interfaces. The reference design is supplied in open source Verilog code. The reference design is located under `fpga_reference_design` folder in the software CD. The following interfaces are included:

1. Onboard DDR3 Memory
2. SODIMM DDR3 Memory.
3. PCI Express
4. CoaXPress reciever

9.1 Functional block diagram

Figure 20 shows the function diagram of the reference design.

The reference design includes a DDR3 controllers configured at 533 MHz with Quarter rate Avalon interface each for onboard DDR3 bank and an SODIMM bank. The controller for the SODIMM bank is configured to use MT8KTF51264HZ-1G6E1 SODIMM module from Micron. In addition to DDR3 memories the reference design includes PCI Express hard IP controller configured in Gen2 x8 lanes mode and a CoaxPress receiver connected to the 8 CXP receive channels. A Signal TAP Logic analyzer and In System Sources and Probes IP are also connected in the design for control and monitoring.




Figure 20: Function diagram

9.1.1 DDR3 memories

The reference design uses two DDR3 controllers from Altera to interface the onboard DDR3 bank and the SODIMM bank. For the SODIMM bank, the controller is configured to work with MT8KTF51264HZ-1G6E1 SODIMM from Micron.

Both the controllers are configured in Quarter rate (512bit) Avalon interface and operate at 533 MHz clock rate. The onboard DDR3 controller is configured as OCT (On Chip Termination) sharing master, while the SODIMM controller as slave.

The DDR3 controllers are driven by Altera Avalon-MM Traffic Generator IPs that performs a memory test after board reset.

The status of the memory test can be seen on board LEDs D3 and D4 for Onboard and SODIMM banks respectively. If the LED is lit the test have passed. The test status signals are also pulled to Signal TAP and In System Sources and Probes IP.

For more information about the DDR3 controller and traffic generator please visit Altera documentation at <http://www.altera.com/literature/lit-external-memory-interface.jsp>.

9.1.2 PCI Express

The PCI Express incorporates Altera hard IP configured in Gen2 x8 lanes mode. The IP is connected to internal FPGA SRAM. The SRAM can be read and written from the PC.

The PCI Express status signals are pulled to Signal TAP DS1 LED indicates that the PCI Express IP have entered L0 state.

For more information about the PCI Express IP please see Altera documentation at http://www.altera.com/literature/ug/ug_a5gz_pcie_avmm.pdf.

The access to the PCIe from PC can be made using JINGO driver that should be downloaded separately from <http://www.jungo.com/st/products/windriver/>.

KAYA instruments also offers PCI Express Gen3 x8 IP, High performance Scatter Gather DMA IP and a Drivers for DMA and PCI Express both for Windows and Linux. For IP licensing options please contact KAYA Instruments representative.

9.1.3 CoaxPress receiver

The CoaXPress receiver uses KAYA CoaXPresss host IP in order to connect to camera and receive video data. The reference design includes a software running in NIOS II CPU that performs the following tasks:

1. Initializing four links of the IP.
2. Detecting the camera connected to the IP and the master link.
3. Printing the camera parameters to the JTAG UART.
4. Starting acquisition from camera (Acquisition Start/Stop register of the camera is defined by AQUISITION_START_REG).

NOTE: due to NIOS II processor address limitation the address space towards the IP is remapped by the Avalon bridge as following:

Address range respective to AVALON_EXT_BRIDGE_1_BASE defined in system.h of the BSP	Description
0x00000000 to 0x00FFFFFF	Device bootstrap registers (LINK_CONTROL as defined in IP datasheet)
0x01000000 to 0x01FFFFFF	Host IP internal control registers starting from LINK_CH_SELECT

Table 25 : IP Address

The IP requires a license to compile. To install the license follow the guidelines below:

1. Save the “license.dat” file received from KAYA Instruments on the hard drive.
2. Open Quartus
3. For the web edition: Using “Tools->license Setup-> license file” choose the provided “license.dat” file.

For the full edition: append the content of the provided “license.dat” file into the existing “license.dat” file.

9.2 Using the reference design

The reference design was designed for Quartus 64-Bit 15.0. In case other Quartus version is used, some Altera IPS might be need to be updated.

To use the reference design, please follow the following steps:

- Make sure Quartus II is installed on your PC.
- Install KOMODO CXP board into the PC.
- Connect the USB Blaster cable (or USB-Blaster II cable) to the KOMODO CXP board and host PC. Install the USB Blaster driver if necessary
- Power on the PC
- Using Quartus programmer, load the ky_komodo.sof to the board. The file is located under fpga_reference_design \output_files\ folder in the software CD

- Open ky_komodo.stp file to view the status signals
- The LEDs of the board should indicate the statuses as described in Table 26.
- Open Nios II Software Build Tools for Eclipse.
- Using “File->Import->General->Existing Projects into Workspace” import both the host_demo and host_demo_bsp into the workspace. Make sure that “Copy projects into workspace” box is de-selected.
- Right click on the BSP in the “Project Explorer” and select “NIOS II->Generate BSP”.
- Change DISCOVERY_SPEED and ACQUISITION_START_REG in host_demo.c according to your camera specification.
- Compile the NIOS II project.
- Run the NIOS II project on the board, a messages from the IP should start appearing on the console.

Led Indicator	Functionality
DS1	Blinking in case PCI Express receives valid clock
DS2	Lit when PCI Express IP is in L0 state
DS3	Lit when onboard DDR3 bank passed test.
DS4	Lit when SODIMM DDR3 bank passed test.

Table 26: LEDs description

9.3 Board Diagnostic

The reference design can be used as a board diagnostic to verify the board interfaces. The external board interfaces are verified through an external loopback method. To populate the external loopbacks a specific fixtures are required. Some of the fixtures are proprietary to KAYA Instruments. Please contact KAYA Instruments representative for availability of the fixtures.

For DDR3 SODIMM test a MT8KTF51264HZ-1G6E1 SODIMM from Micron is required as shown in Figure 21.



Figure 21: DDR3 SODIMM

The KOMODO CXP board with all the loopback fixtures connected can be seen in Figure 22.




Figure 22: KOMODO CXP with JTAG connection

To run the diagnostic follow the below steps:

- Make sure Quartus II is installed on your PC.
- Install KOMODO CXP board into the PC.
- Connect the USB Blaster cable (or USB-Blaster II cable) to the KOMODO CXP board and host PC. Install the USB Blaster driver if necessary
- Connect the SODIMM fixture to the board.
- Power on the PC
- Run diagnostic.bat file located under `fpga_reference_design\output_files\` folder in the software CD.